1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
VLSI Plus offers Multiple Video Source MIPI CSI2 Transmitter IP core
Barcelona, Spain -- February 27, 2013: VLSI Plus, a leading provider of MIPI CSI2 complaint IP cores, today announced at the MWC conference the availability of the SVT-CS4-AP2 – a MIPI® CSI2 compliant serial video transmitter, supporting multiple concurrent video sources, and employing from 1 to 4 DPHY lanes at up to 1.5Gbps per lane.
This product, complementing the veteran SVT-CS4-AP1, which supports a single video source, is initially offered in ASIC version, to be followed by an FPGA version in Q2 2013.
VLSI Plus (www.vlsiplus.com) is a boutique IP house, specializing in digital video and, in particular, in IP cores complying with MIPI® CSI2 and CSI3 Camera Serial Interface standard. VLSI Plus is the first CSI2 IP core vendor to get MIPI® IOL certificate.
Yoav Lavi, founder and CEO of VLSI Plus said: “With this feature, the customer can make full use of the CSI2 flexibility. For example, the IP may concurrently transmit a high resolution RAW12 format, where the first and last video lines carry blanking data and have a different data type, segments of JPEG thumbnail and low-resolution high frame-rate view-finder image. The various video sources may have different data types, video height and width, virtual channel number and pixel clock rates.”
|
VLSI Plus Ltd Hot IP
Related News
- VLSI Plus offers Multiple Pixel per Clock in all its MIPI CSI2 Receiver IP cores
- VLSI Plus announces an FPGA version of its 64-bit Second Generation MIPI CSI2 Receiver
- Microsemi Announces New Addition to its Imaging/Video Solution to Support Growing Demand for MIPI CSI-2 Interfaces
- MIPI Alliance Updates its Widely Adopted CSI Specification to Bring High-Resolution Imaging, Richer Color and Video to Mobile and Mobile-Influenced Applications
- VLSI Plus Announces Multiplexing CSI2 Transceiver IP core
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |