NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
IC Design Consultancy Sondrel completes 3rd successful 28nm tape out this year - more to follow
Activity convinces company that 28nm will be sweet spot for complex designs for some time to come
THEALE, England -- Mar 14, 2013 -- Sondrel, one of the world's leading system-to-silicon IC design consultancies, has just completed its third 28nm design this year - for a leading communications company - and is closing on two more at this node. Although Sondrel has worked on over 200 IC designs at all nodes down to 20nm, and chip sizes over 700mm(2), the fact that the company has so many successful tape-outs at 28nm convinces CEO Graham Curren that 28nm will be the preferred geometry for complex chips for some time to come.
He explains: "As an independent design consultancy we have customers in all sectors - mobile, computing, graphics, consumer, automotive - so it is interesting that so many of our projects are based around 28nm. We think this is perhaps because 28nm appears to be a strong, stable process with good yield and performance characteristics, and is therefore more attractive than 40nm or the still new 20nm node. Our holistic approach - where we consider manufacturability from the outset rather than as a separate activity later - pays dividends at all nodes, especially at 28nm and below, where there are a lot of new DFM requirements, and where you simply can't afford to ignore production issues early on."
Sondrel is a TSMC Design Centre Alliance (DCA) partner and the leading IC foundry's recent earning release supports Sondrel's 28 nanometer viewpoint, announcing that "shipments of 28 nanometer process technology reached 22% of total wafer revenues". Sondrel is also approved by SMIC - the consultancy is one of a very few such companies to be approved by both SMIC and TSMC - and has strong relationships with EDA tools vendors, IP suppliers and other foundries, resulting in a very strong design supply chain.
Related News
- Successful tape out of Chip Interfaces' JESD204D IP by a tier 1 semiconductor company
- Dolphin Design announces the successful launch of its first silicon tape out in 12nm FinFet
- Synapse Design and Flex Logix Tape Out Mutual Customer ASIC on a New Process in Less Than a Year Using Embedded FPGA (eFPGA) Technology
- proteanTecs Completes Successful Series B Funding and Launches Out of Stealth Mode
- Synopsys' IC Compiler II Used to Tape Out 28-nm-FD-SOI SoC
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |