Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
MorethanIP Releases the Industry First IP for 100GBase-CR4 and 100GBase-KR4 Applications
Karlsfeld, Germany -- March 21, 2013 -- MorethanIP today announced the immediate availability of the industry first IP (Intellectual Property) solution for 100GBase-CR4 and 100GBase-KR4. The Core is compliant with the IEEE802.3bj latest Draft 1.3 specification and is optimized for ASIC technologies.
The Core implements the mandatory Reed Solomon Forward Error Correction (RS FEC) encoding and error detection blocks and, optionally, the RS FEC error correction block. When implemented, the error correction block can be bypassed with software programming to reduce the application latency.
The MorethanIP 100GBase-CR4 / 100GBase-KR4 PCS Core combines, in a single Intellectual Property (IP) Core, the RS FEC Block with MorethanIP proven 100Geth MLD, PCS, Autonegotiation and link Training functions.
The PCS is programmable with a simple parallel register interface or a serial Extended MDIO slave. The PCS also implements the mandatory link status and error detection for efficient silicon and application bring up.
The PCS can be connected, with no Glue Logic, to industry standard Serdes with a 40-Bit or a 64-Bit interface and, to design efficient and compact 100Geth backplane controllers, to MorethanIP silicon proven 100Geth MAC Core.
The RS FEC Block is also available integrated in MorethanIP silicon proven multi-rate, multi-channel 1/10/40/100Geth Hydra-4 MAC / PCS Core which provides a universal programmable Ethernet interface solution that meets legacy, current and future applications requirements.
The 100GBase-KR4/CR4 and Hydra-4 IP Cores are delivered with the MorethanIP userfriendly configuration graphical user interface, through which designers can easily eliminate features that are not required, reducing unit costs and simplifying integration. MorethanIP supplies the Cores with the ability to do functional simulation and synthesis using an industry standard Verilog simulation and synthesis tools.
About MorethanIP:
MorethanIP was founded 1999 as a GmbH (Ltd.) in Munich Germany and is an IP and design house concentrating on high-speed communications and embedded systems. This includes design specification and implementation of standard products, system architectures and customer specific solutions. For more information on the company and its products, please email info@morethanip.com or visit the company’s website at www.morethanip.com.
|
Related News
- Xilinx Delivers the Industry's Most Flexible and Comprehensive Ethernet Portfolio for Data Center Interconnect, Service Provider and Enterprise Applications
- MorethanIP releases new 10 Gigabit Ethernet Base-X PCS Core for XGXS/XAUI implementations.
- MorethanIP releases the industry's first Ethernet L2 Switch Engine for Programmable Logic Devices and structured ASIC
- MorethanIP releases PHYWORKX Ethernet PHY Development Kit Hardware
- MorethanIP releases Dual 10/100/1000 Ethernet to PCI-X System IP
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |