Sidense Qualifies 1T-OTP Non-Volatile Memory for MagnaChip 180nm Mixed-Signal and HV CMOS Process
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
1T-OTP available in high-voltage CMOS process for a wide range of applications including LED lighting, power management and display controllers
Ottawa, Canada, Seoul, South Korea and Cupertino, Calif. – March 25, 2013 - MagnaChip Semiconductor Corporation (“MagnaChip”) (NYSE: MX), a Korea-based designer and manufacturer of analog and mixed-signal semiconductor products, and Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores today announced that Sidense’s SLP 1T-OTP macros have been fully qualified for MagnaChip’s 180nm 1.8/3.3/18V high-voltage CMOS and mixed-signal process. Semiconductor devices fabricated in these processes are used in applications such as LED lighting controllers, display controllers and power-management ICs (PMICs) for mobile and other high-volume applications.
“Leading semiconductor device manufacturers are already using Sidense 1T-OTP macros for LED energy management solutions fabricated using MagnaChip’s leading process technology,” stated Tom Schild, Sidense’s Vice President of Worldwide Sales and Marketing. “By offering our very dense and low-power SLP memory macros in MagnaChip’s HV process, customers have a proven platform in which they can take full advantage of the benefits of 1T-OTP memory and its cost-effectiveness, reliability and security advantages over eFuse, mask ROM and other NVM technologies.”
“Qualifying Sidense’s SLP 1T-OTP memory macros in our high-voltage and mixed-signal processes with high performance analog devices, such as low noise and multi Vt transistors, allows us to provide our key customers with significant benefits in performance and die area savings as well as long term reliability at high temperatures,” said Namkyu Park, Senior Vice President of Marketing for MagnaChip’s Semiconductor Manufacturing Services Division. “By using MagnaChip’s specialized process technology with Sidense’s reliable and cost-effective non-volatile memory macros, customers can bring to market products that offer distinct advantages over those of their competitors having flexible analog trimming and/or control program storage.”
Sidense SLP
SLP macros are available in a comprehensive range of off-the-shelf configurations ranging from 128 bits for trim and configuration applications up to 256 Kbits per macro for code storage and multiple NVM uses. Benefits of Sidense’s SLP OTP include small footprints to minimize cost, low power consumption, field-programmability, available configurations with word widths up to 128 bits and fast read access to allow executing code from OTP for many applications.
About MagnaChip Semiconductor
Headquartered in South Korea, MagnaChip Semiconductor is a Korea-based designer and manufacturer of analog and mixed-signal semiconductor products for high volume consumer applications. MagnaChip Semiconductor believes it has one of the broadest and deepest range of analog and mixed-signal semiconductor platforms in the industry, supported by its 30-year operating history, a large portfolio of registered and pending patents, and extensive engineering and manufacturing process expertise. For more information, please visit www.magnachip.com.
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required. The Company’s innovative one-transistor 1T-Fuse™
architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (LNVM) IP solution. With over 100 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in more than 250 customer designs, are available from 180nm down to 28nm and are scalable to 20nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
|
Related News
- Sidense Announces SHF 1T-OTP Non-Volatile Memory IP for Advanced Process Chip Designs
- Virage Logic Announces Qualification of Embedded Non-Volatile Memory on Tower Semiconductor's 180-nm CMOS Logic Process
- Sidense Qualifies 1T-OTP Memory IP at GLOBALFOUNDRIES 55nm Low-Power Process Node
- Synopsys Announces Immediate Availability of Reprogrammable Non-Volatile Memory IP in 180-nm CMOS Process Technology
- Sidense 1T-OTP Memory Available in ON Semiconductor 180 nm Process Technology
Breaking News
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
- Xiphera Partners with IPro for the Israeli Chip Design Market
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
E-mail This Article | Printer-Friendly Page |