Low jitter, ultra-low power (<950uW) ring-oscillator-based PLL-2.4GHz
IP Workshop at DAC: "Driving Quality to the Desktop of the DAC Engineer"
IPextreme teams with TSMC, Atrenta, and Sonics to focus on IP quality at DAC 2013
Campbell, Calif. – April 16, 2013 – IPextreme, Inc. today announced that it will team with TSMC, Atrenta, and Sonics to present an IP workshop on Sunday, June 2, 2013 from 1:00 to 5:00 PM at the 50th annual Design Automation Conference (DAC) in Austin, Texas. This in-depth, interactive workshop will demonstrate a complete flow, using de facto industry standards, for designing, packaging, and integrating semiconductor IP, ensuring that quality metrics are observed and preserved throughout the flow on the engineer’s desktop.
The four companies will present how their individual products work together in a cohesive fashion for the benefit of the SoC designer:
- TSMC will explain the TSMC 9000™ quality standards and how they benefit both IP providers and IP consumers;
- Atrenta will demonstrate the use of SpyGlass® and the Atrenta IP Kit for the analysis of IP against a set of standard quality metrics;
- Sonics will demonstrate the creation of configurable IP and the manner in which it is validated and checked against quality metrics using the TSMC Soft IP Kit 2.0 flow;
· IPextreme will demonstrate the use of Xena™ for storing and managing completed IP products; showcase how users can configure IP on the fly and re-verify the quality metrics produced from the IP Kit in the Cloud.
The workshop will realistically demonstrate how engineers from different companies use their proprietary tools and technology to work together to produce high quality, first-time-correct IP products. Ample time will be allocated throughout the workshop for open discussion and technical questions from the audience.
For more information about this collaborative IP workshop, including a complete agenda and details on presenters from each company, please visit the official DAC website at http://www.dac.com/conference+program+workshops.aspx?event=424&topic=7.
Those interested in attending the workshop should indicate this upon registering for DAC. Please visit http://www.dac.com/dac+2013+registration.aspx and check the box for “W6. IP Workshop: Driving Quality to the Desktop of the DAC Engineer” on the drop-down list when prompted. There is a $135 fee associated with this workshop, payable to DAC. Workshops are free of charge for those attending DAC under an “All Inclusive” registration. No minimum conference registration is required to attend this workshop.
About TSMC
TSMC is the world’s largest dedicated semiconductor foundry, providing the industry’s leading process technology and the foundry segment’s largest portfolio of process-proven libraries, IPs, design tools and reference flows. The Company’s managed capacity in 2012 totaled 15.1 million (8-inch equivalent) wafers, including capacity from three advanced 12-inch GIGAFAB™ facilities, four eight-inch fabs, one six-inch fab, as well as TSMC’s wholly owned subsidiaries, WaferTech and TSMC China, and its joint venture fab, SSMC. TSMC is the first foundry to provide 28nm production capabilities. TSMC’s corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please visit http://www.tsmc.com.
About Atrenta Inc.
Atrenta’s SpyGlass® Predictive Analysis software platform significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. SpyGlass functions like an interactive guidance system for design engineers and managers, finding the fastest and least expensive path to implementation for complex SoCs.
SpyGlass from Atrenta: Insight. Efficiency. Confidence. www.atrenta.com
About Sonics, Inc.
Sonics, Inc. is the leader of system IP for cloud-scale SoCs. As a pioneer of network-on-chip (NoC) technology, Sonics offers SoC designers one of the world’s largest portfolios of system IP for mobile, digital entertainment, wireless and home networking. With a broad array of silicon-proven IP, Sonics helps designers eliminate memory bottlenecks associated with complex, high-speed SoC design, streamline and unify data flows and solve persistent network challenges in embedded systems with multiple cores. Sonics has more than 137 patent properties to date and has enabled its customers to ship more than two billion chips worldwide through the end of 2012. Founded in 1996, Sonics is headquartered in Milpitas, Calif., with offices worldwide. For more information, please visit www.sonicsinc.com, www.sonicsinc.com/news-events/blog/, and follow us on Twitter at twitter.com/sonicsinc.
About IPextreme, Inc.
IPextreme is an industry leader in the commercialization and licensing of semiconductor IP (intellectual property). Working with other leading companies in the semiconductor industry, such as Freescale, Infineon, Motorola, National Semiconductor, and Texas Instruments, IPextreme provides a rich portfolio of famous IP to hundreds of SoC designers worldwide. IPextreme also licenses its proprietary Xena cloud-based technology to other IP and semiconductor companies, providing a secure environment for the marketing, evaluation, licensing, management, and support of their IP portfolios.
Founded in 2004, IPextreme has over 100 customers in more than twenty countries. Offices are located in Campbell, California; Munich, Germany; and Tokyo, Japan, with representatives in the United Kingdom, China, India, Israel, Korea, and Taiwan.
To learn more, please visit www.ip-extreme.com.
|
Related News
- IP Workshop at 51st DAC: "Driving Quality to the Desktop of the DAC Engineer"
- Codasip Presence at upcoming events: China Roadshow, DAC 2019, and RISC-V Workshop Zurich
- Socionext Establishes "ForteArt" to Enhance Sound Quality in Wide Range of Applications
- PLDA Announces Second Annual "PLDA Design Day", in Shanghai, China - a Free Design Workshop, 100% Focused on PCIe Design
- OmniPhy to Present "Designing IPs For Automotive Applications," at DAC 2015 in San Francisco
Breaking News
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
- Xiphera Partners with IPro for the Israeli Chip Design Market
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
E-mail This Article | Printer-Friendly Page |