Flexras Technologies Enhances Wasga Compiler Partitioning Tool, Adds Support for Virtex-7 FPGA-based FPGA Platforms
Paris, France – April 16, 2013 – Flexras Technologies, the provider of high performance partitioning software, today announced the release 3.2 of its WasgaTMCompiler Design Suite for FPGA-based prototyping. This new release supports the Xilinx® Virtex®-7 FPGA and includes new features that accelerate SoC rapid prototyping.
Flexras will demonstrate Wasga Compiler for the Virtex-7 FPGA-based systems at DAC, Booth #1324, June 2-5, 2013, Austin,TX, USA.
“Flexras' announcement of their support of the Vivado™ Design Suite and the Virtex-7 FPGA platform clearly reinforces Xilinx’s leadership in this marketplace. The tremendous growth in ASIC SoC complexity is fueling the demand for ever larger FPGAs and multi-chip partitioning tools,” says Kirk Saban, Virtex-7 Product Line Manager at Xilinx.
“Collaboration with Xilinx has allowed us to optimize our partitioning flow for next generation SoC implementations based on Virtex-7 All Programmable FPGA-based prototyping systems,” said Hayder Mrabet, CEO of Flexras Technologies. “With its timing-driven automatic partitioning and high speed Virtex-7 FPGA Advanced Pin Multiplexing (APM) IP for inter-FPGA communications, Wasga Compiler enables very fast prototyping of complex SoCs, achieving efficient results in days, or even hours.”
What’s New
Enhancements to Wasga Compiler include:
- Virtex-7 FPGA Advanced Pin Multiplexing IPs (APM) using Serdes and LVDS
- Automatic generation of XDC pin-planning and timing constraints for Vivado Design Suite
- Logic replication and pruning to optimize connectivity between FPGAs
- Modeling of inter-FPGA configurable cables
The Wasga Compiler Design Suite supports Dini boards, including the DNV7F2A. It is also included in Reflex’s FPP25 offering. Semiconductor companies, using off-the-shelf or in-house custom boards that include Virtex-7 and other FPGAs, are already benefiting from Flexras’ latest development.
Availability
The Wasga Compiler Release 3.2 is available now. For pricing, please email sales@flexras.com
About Wasga Compiler
Wasga Compiler is a timing-driven partitioning tool for SoC rapid prototyping that automatically partitions large designs onto multiple FPGAs while addressing chip resources, connectivity, and the clock frequency constraints required for running software applications in near real time.
About Flexras
Flexras Technologies develops and commercializes EDA partitioning tools for the FPGA and SoC markets. Flexras proprietary and proven timing-driven partitioning technology are used by world leading semiconductor manufacturers, and licensed to FPGA-based systems providers. Flexras addresses growing SoCs development complexity and risks by accelerating cost effective rapid prototyping with multi-FPGA-based systems. Flexras Technologies is headquartered in Paris-Saint Denis France. For more information, please visit www.flexras.com.
|
Related News
- Microchip Acquires High-Level Synthesis Tool Provider LegUp to Simplify Development of PolarFire FPGA-based Edge Compute Solutions
- Latest Synopsys FPGA-Based Prototyping Tool Releases Improve Speed and Turnaround Time
- Synfora Adds Support For Next Generation Xilinx Virtex-6 And Spartan-6 FPGA Devices To PICO Algorithmic Synthesis Tool
- Altera Delivers First FPGA-Based IP Support for Key Industrial Ethernet Protocols
- Altera Announces FPGA-Based Accelerator Support for Intel Front Side Bus
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |