Secure-IC's Securyzr™ Tunable DES - Triple DES (ECB, CBC, CTR) accelerator - optional SCA protection
HDL Design House and Airics Seminar on Latest Verification Trends in FPGA and ASIC
Belgrade, Serbia – May 30th, 2013 - HDL Design House, provider of high performance digital and analog IP cores and SoC design and verification services, and Airics, HDL Design House representative for the Nordic region, will organize a half-day seminar in Stockholm, Sweden about the latest trends in verification of FPGA and ASIC. The seminar, presented by HDL Design House verification team, will show attendees the use of latest verification methodologies and processes and verification flow and expertise of HDL Design House.
When/Where:
Thursday, June 13th, 2013
9.00 am – 12.30 pm, with lunch
Memory Hotel, konferensrum Kaptenen
Borgarfjordsgatan 3
164 25 Kista
To register for the seminar please visit:
http://www.hdl-dh.com/seminar.html
Participation is free of charge. A light lunch and refreshments will be served.
The seminar is relevant for design & verification managers and engineers and semiconductor professionals.
Agenda and Speakers' Topics:
9.00 am – 9.15 am | Introduction of Airics and HDL Design House |
9.15 am - 10.00 am | HDL Design House Products and Services Overview Bogdan Bizic, HDL Desgin House Managing Director |
10.00 am - 10.45 am | Background, Motivation & Trends in Verification Olivera Stojanovic, Senior Staff Verification Engineer |
10.45 am - 11.00 am | Coffee Break |
11.00 am - 11.45 am | HDL Design House Verification Flow and Experience Olivera Stojanovic, Senior Staff Verification Engineer |
11.45 am - 12.00 pm | Q&A |
12.00 pm – 12.30 pm | Lunch |
About HDL Design House
HDL Design House delivers leading-edge digital and analog design and verification services and products in numerous areas of SoC and complex FPGA designs. The company also develops IP cores and offers back-end services. The company has extensive experience with the ARM CPU architecture, ARM CPU processor interfaces and development or integration of SoC based on ARM CPU. Founded in 2001 and currently employing 60 engineers working in two design centers in Serbia, HDL Design House mission is to deliver high quality products and services, with flexible licensing models, competitive pricing and responsible technical support. The company was awarded ISO 9001:2008 and ISO 27001:2005 certifications in December 2006/2009/2012. For more information, please visit www.hdl-dh.com
About Airics
Airics is a young pan-European provider of innovative, reliable and cost effective solutions for the electronic industry. Headquartered in Stockholm, Sweden, we provide our customers with leading edge semiconductor intellectual properties (IP), embedded technology and design services contributing to our customer’s success in their markets. Our expertise and experience span across the entire electronic design flow, covering the steps of system architecting & modeling, implementation, integration, test, verification and production. For more information please visit www.airics.se
|
Related News
- HDL Design House New Verification Seminar in Switzerland: Maximizing Verification Efficiency
- HDL Design House New Verification Seminar in Austin: Maximizing Verification Efficiency
- HDL Design House Seminar: The Verification Challenge
- Toshiba Information Systems Adopts Blue Pearl Software Visual Verification Suite by to Improve Quality and Accelerate FPGA and ASIC Development
- HDL Design House Webinar: Reducing Integration and Verification Effort in SoC Design
Breaking News
- Panasonic Automotive Systems and Arm Partner to Standardize Software-Defined Vehicles
- Ceva, Inc. Announces Third Quarter 2024 Financial Results
- Logic Fruit Technologies Launches JESD204D Transmitter and Receiver IP - Advancing High-Bandwidth Data Solutions
- Sondrel announces that it is opening up its library of IP for licensing
- Tessolve to Acquire Germany's Dream Chip Technologies
Most Popular
- 珠海创飞芯:基于28 纳米高压工艺制程的OTP IP 实现上架
- Jolt Capital buys and invests in Dolphin Design's carved-out mixed-signal IP activities
- Arteris Announces Financial Results for the Third Quarter 2024 and Fourth Quarter and Full Year 2024 Guidance
- Tessolve to Acquire Germany's Dream Chip Technologies
- M31 Launches USB4 IP for TSMC 5nm Process
E-mail This Article | Printer-Friendly Page |