Mentor Graphics Questa and Veloce Verification Platforms Add Cache Coherency and Interconnect Performance for ARM AMBA 5 CHI and AMBA 4 ACE Designs
WILSONVILLE, Ore., June 3, 2013 —Mentor Graphics Corp. (NASDAQ: MENT) today announced that cache coherent interconnect subsystem verification has been added to the Questa® and Veloce® platforms. Engineering teams designing high-performance, distributed computing systems with ARM’s AMBA 5 CHI specification, or mobile applications devices with ARM’s AMBA 4 ACE specification, can now fully verify that the interconnect subsystems achieve maximum system-level performance and the distributed cache memories are coherent.
“Many teams in multi-core SoC design are moving to coherent interconnect architectures to gain a competitive advantage,” said Andy Nightingale, director, System IP Marketing, ARM. “We’re pleased that our collaboration with Mentor is providing verification platforms to facilitate the deployment of our mutual customers’ next-generation ARM-based solutions. ARM AMBA 5 CHI and AMBA 4 ACE specifications enable high performance, coherent SoC design functionality to be at the heart of the Questa and Veloce platforms.”
“Mentor’s multi-core, cache-coherent solution goes beyond traditional interconnect verification alternatives,” said Mark Olen, DVT division verification solutions manager, Mentor. “The Questa platform combines dynamic simulation, static formal, and system-level verification IP to fully verify cache coherent interconnect subsystem connectivity, functionality, and performance. The Veloce platform then lets engineers scale their environments and verify their coherent interconnect subsystems within the context of an entire system, including software.”
Engineering teams designing SoCs with ARM’s AMBA 5 CHI specification or AMBA 4 ACE specification want their products to achieve maximum performance with minimum power consumption. The Mentor® new multi-core, cache-coherent verification solution enables engineers to ensure that system-level designs are optimized to take the fullest advantage of either architecture. It confirms system-level protocol adherence and efficient cache coherency, as well as interconnect dynamic connectivity and performance.
The Questa and Veloce platform AMBA 4 ACE verification solutions are available immediately. The AMBA 5 CHI verification solutions are available to approved ARM AMBA 5 CHI licensees. Contact your local Mentor Graphics representative for pricing details.
About Mentor Graphics
|
Related News
- Mentor Graphics Adds ARM AMBA 5 AHB Verification IP to Mentor Enterprise Verification Platform
- NetSpeed Systems to Bring its Next-Generation Cache Coherency to Enterprise Market with Extended ARM License
- Mentor Graphics Adds AMBA 4 Verification IP to the Questa Multi-view Verification Components Library
- Arm China selects Mentor's Questa Verification Solution to enhance power efficiency and speed development of MCU designs
- UltraSoC delivers industry's first debug and analytics solution for ARM's AMBA 5 CHI Issue B coherency architecture
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |