Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
Will Your UHDTV Chip Decode Every HEVC Bit Stream?
Junko Yoshida, EETimes
7/2/2013 08:45 AM EDT
MADISON, Wis. — Is the semiconductor industry prepared to profit from the emerging 4K UHDTV market? If so, how ready is anyone?
As soon as consumers start looking for 4K Ultra HDTV (assuming they do), the indispensable element in the next-generation set-top box is a decoder chip capable of handling all the highly compressed video streams.
Compression will be carried out by using a complex but flexible "toolkit" developed by the High Efficiency Video Coding (HEVC) standard, a successor to H.264/MPEG-4 AVC (Advanced Video Coding).
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows