English
TSMC Expands Collaboration with Cadence on Virtuoso Custom Design Platform
SAN JOSE, Calif. -- Jul 8, 2013 -- In an effort to address the increasing complexity associated with advanced node designs, Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced that TSMC has expanded collaboration with Cadence on the Virtuoso custom and analog design platform to design and verify its own cutting-edge IP. Additionally, TSMC has extended its native SKILL-based process design kits (PDKs) portfolio to 16 nanometers, creating and delivering fully qualified and high-quality native SKILL-based PDKs to enable all the leading-edge features of the Virtuoso platform. To allow customers to fully maximize performance and quality of results, the new PDKs enable leading-edge features within the Virtuoso 12.1 platform, such as auto-alignment, automatic handling of complex rules during abutment, chaining devices, support of color-aware layout, and advanced routing.
“We have continued our major investments in advancing the Virtuoso platform to address the ever mounting design challenges. We worked closely with TSMC and our customers to enhance and deliver on advanced node and mainstream design requirements,” said Dr. Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. “The high-quality native SKILL-based PDKs are key to powering up the Virtuoso methodologies to their full potential.”
“We have a long-term partnership with Cadence on the Virtuoso platform,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “The extension of SKILL-based PDK development to 16 nanometers allows us to better address customers’ needs in custom design of advanced technologies.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
||||||
Cadence Hot IP
Related News
- Cadence Expands Virtuoso Platform with Enhanced System Design, Advanced Node Support down to 5nm, and Simulation-Driven Layout
- Cadence Expands Collaboration with ARM to Accelerate Custom SoC and IoT System Designs with Industry's First End-to-End Hosted Design Solution
- ARM and Cadence Expand Collaboration for IoT and Wearable Device Applications Targeting TSMC's Ultra-Low Power Technology Platform
- Cadence Encounter and Virtuoso Design Platforms Receive TSMC 20nm Phase I Certification
- Cadence Achieves Digital and Custom/Analog EDA Flow Certification for TSMC N6 and N5 Process Technologies
Breaking News
- Wave Goodbye, Hello MIPS as Chapter 11 Resolved
- Global Semiconductor Sales Increase 13.2% year-to-year in January
- AMD, TSMC & Imec Show Their Chiplet Playbooks at ISSCC
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Verisilicon High-Performance and High-Quality AI Video Processor Powers Leading Datacenters
Most Popular
- AMD, TSMC & Imec Show Their Chiplet Playbooks at ISSCC
- Verisilicon High-Performance and High-Quality AI Video Processor Powers Leading Datacenters
- TSMC Ranks in Top-10 For Capacity in Three Wafer Size Categories
- North American Semiconductor Equipment Industry Posts January 2021 Billings, Topping $3 Billion for First Time
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
|
E-mail This Article | 
|
|
Printer-Friendly Page |