MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
GEO Semi GW3300 integrates eWARP core, Tensilica CPU and Apical ISP
July 15, 2013 -- GEO Semiconductor Inc., a semiconductor and software company specializing in camera and projection solutions, announced today the introduction of the GW3300 and GW3400 programmable geometric processors.
The GW3300 integrates GEO’s patented eWARP(R) core and a Tensilica(R) CPU with parallel and MIPI interfaces on both inputs and outputs. The GW3300′s fully programmable geometry processing engine can correct for complex lens distortion, perspective and rotational misalignment, as well as brightness non-uniformity in real time with as low as 1/6 frame of latency.
The GW3400 integrates an Apical ISP with High Dynamic Range (HDR) technology. The ISP applies different processing to each pixel of each video frame to pull out hidden detail in shadows and highlights while preserving colors, local contrast and natural appearance. The ISP also has support for HDR sensors for incredible low light and direct sunlight performance.
“There is an explosion of use cases for ultra-wide panoramic, or ‘fisheye’ lenses, and heads up display (HUD) systems. All these require intense geometric image processing. The programmability of the GW3400 allows customers to perform best-in-class geometric processing, such as dewarping, and automate the calibration process which saves enormous manufacturing costs,” said Brian Gannon, VP of Marketing at GEO Semiconductor.
The eWARP(R) features include pincushion/barrel distortion correction, keystone correction, rotational misalignment correction, stitching of multiple cameras, stitching of multiple projectors, digital calibration, custom lens design, and ePTZ (electronic Pan, Tilt, and Zoom).
Data is processed with 1/32 pixel accuracy for:
- Precise convergence, alignment, and stitching of cameras and projectors
- Precise correction of lens distortion, including ultra wide angle lenses
- Supporting custom and tailored innovative lens designs
- Factory, field, and self-calibration
Feature Summary
- 190deg WFOV Fisheye Lens image restoration with increased resolution and
Zero Content Loss - Embedded eWARP(TM) Engine for real-time geometric transform generation
- 533MHz DDR3 SDRAM supporting high resolutions
- Projection distortion correction
- Electronic Pan / Tilt / Zoom
- High Dynamic Range HDR/WDR ISP
- Supports resolutions from 720×480 up to 4kx4k
- 360 degree rotation correction
Availability
The GW3300/GW3400 and reference designs are available to qualified customers. Pricing information and specifications can be obtained by visiting www.geosemi.com.
About GEO
GEO Semiconductor Inc. is a semiconductor and software company based in Silicon Valley and inventor of the eWARP(R) geometric processing technology. GEO provides innovative geometric processing, image signal processing and video compression solutions to address a wide variety of camera and projection products. These products include automotive cameras, heads-up displays, security IP camera, smartphone peripherals, projectors and consumer cloud cameras. GEO has operations in San Jose, Toronto, Orlando, Cambridge UK, and Bangalore, and sales channels around the world. For more information about GEO, please visit www.geosemi.com.
|
Related News
- New Arm technologies enable safety-capable computing solutions for an autonomous future
- GEO Semiconductor Selects Cadence Tensilica Vision P5 DSP for Their Most Advanced Automotive Smart Viewing Camera Processor
- GEO Semiconductor Grants eyevis License to Certain Patented eWARP Technologies
- TranSwitch Integrates Tensilica Xtensa Processors into its Atlanta 2000 Gigabit-rate Communications Processor
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |