UMC Adopts Cadence Physical and Electrical Design-for-Manufacturing Signoff for 28-Nanometer Node
Cadence Accelerates Litho, CMP and LDE Analysis Design-for-Manufacturing Flows for UMC Customers
SAN JOSE, Calif. -- Jul 16, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that after extensive benchmark testing, semiconductor foundry United Microelectronics Corporation (NYSE: UMC; TWSE: 2303) (UMC) has adopted the Cadence® “in-design” and signoff design-for-manufacturing (DFM) flows to perform physical signoff and electrical variability optimization for 28nm designs. The flows address both random and systematic yield issues, providing customers with another proven foundry flow for 28nm designs. Developed in collaboration with UMC, these new flows incorporate the industry’s leading DFM prevention, analysis, and signoff capabilities, including Cadence Litho Physical Analyzer (LPA), Cadence Pattern Analysis, Cadence Litho Electrical Analyzer (LEA), and Cadence Chemical-Mechanical Polishing Predictor (CCP) technologies.
At 28nm and beyond, it is critical to accurately predict and automatically fix DFM “hotspots” to accelerate time-to-yield. UMC joins a growing list of leading foundries standardizing on Cadence DFM solutions to boost productivity and yield for customers. The DFM signoff technologies tightly integrate into the Encounter® digital and Cadence Virtuoso® custom/analog implementation and sign-off solutions. This solution delivers a “correct-by-design” capability for customers that models and analyzes the physical and parametric impact of lithography, CMP, and layout dependent effects, and then optimizes the implementation to mitigate the physical and electrical variation on the designs, allowing users to reach their time-to-volume goals.
“To meet our time-to-market goals, DFM solutions at 28nm need to deliver low cost of ownership, accurate silicon predictability and high performance,” said S.C. Chien, vice president of IP & Design Support division at UMC. “After rigorous evaluation, the Cadence DFM technology was selected for its exceptional characteristics in both physical and electrical DFM analysis. Now, we can offer our customers much greater predictability and faster turnaround time for their advanced node designs.”
“At advanced nodes, prevention of potential DFM hotspots and yield limiters before tapeout is imperative to achieving first-silicon success and the highest silicon yields,” said Anirudh Devgan, corporate vice president, Silicon Signoff and Verification, Silicon Realization Group at Cadence. “Working in tight partnership with UMC, we continue to invest in technologies that strengthen our leadership in sign-off technologies, like providing DFM-aware implementation flows for current and future nodes.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Collaborates With Samsung Foundry to Deliver Design-for-Manufacturing Solution for 32-, 28- and 20-Nanometer Chip Design
- UMC Adopts Synopsys IC Validator for Pattern Matching-Based Lithography Hot-Spot Verification at 28 nm
- Cadence and GLOBALFOUNDRIES Significantly Speed Design for Manufacturing Signoff at 32, 28 Nanometers
- UMC Certifies Synopsys IC Validator Physical Verification Tool for 28 nm
- Cadence and GLOBALFOUNDRIES Collaborate to Improve DFM Signoff for 20- and 14-Nanometer Nodes
Breaking News
- Synopsys Delivers Breakthrough Performance with New ZeBu Empower Emulation System for Hardware-Software Power Verification
- CEVA's MotionEngine Smart TV Software Comes to More Smart TV brands via LG webOS
- Tianyihexin Licenses Codasip's L30 for Powering Intelligent Wearable Device Solutions
- Andes Technology and Rambus Collaborate to offer Secure Solution for MCU and IoT Applications
- RISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension
Most Popular
- Proposed Arm Buyout: Huang on So Many Levels
- Imagination's GPU selected by StarFive to create high-performance, small and low-cost BeagleV RISC-V AI single board computer
- CEA-Leti & Dolphin Design Report FD-SOI Breakthrough that Boosts Operating Frequency by 450% and Reduces Power Consumption by 30%
- Moschip Unveils Focused Strategy For Turn-Key ASIC Solutions
- Samsung Foundry Certifies Synopsys IC Validator for 5nm and 4nm Advanced Process Technologies
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |