Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Noesis Technologies Announces Availability of CVSD Voice Codec
July 17, 2013 – Noesis Technologies announced today the immediate availability of its CVSD voice codec algorithm compliant IP Core. The fundamental principle of the CVSD algorithm is the encoding of one bit per sample, for example an audio signal sampled at 32 KHz will be compressed to 32 Kbps. The ntCVSD codec IP core can be configured to operate either as an encoder or as a decoder functional block. In encoder mode the core accepts input data at a rate of 8 KHz/128 Kbps or 16KHz/256Kbps and are sampled when the data strobe signal is asserted high. Higher input sampling data rates can also be supported with no up-sampling provision.
Applications
The ntCVSD codec is designed to compress 16-bit PCM speech/audio data for transmission in telecom networks or to decompress a received CVSD encoded bitstream. It is compatible with legacy CVSD implementations and fully compliant with the Bluetooth CVSD specification. The core can be delivered as RTL source code, FPGA or ASIC (GDSII) netlist, under an End-User License Agreement.
About Noesis Technologies L.P.
Noesis Technologies, L.P. is a silicon IP provider specialized in hardware implementation of high computational complexity telecom algorithms. Our hardware accelerator IP solutions allow telecom system developers to significantly off load demanding tasks from the CPU and to drastically decrease execution time thus boosting the overall system performance. Our IP cores present an industry leading combination of high performance, low power and low die-area, as well as easy customization for adaptability to a wide range of applications. Noesis offers a complete portfolio of Forward Error Correction IP core solutions that includes Reed Solomon Codecs, Viterbi Decoders, Turbo Product and Turbo Convolutional Codecs, BCH codecs, (De)Interleavers, Channel Emulators. The company additionally offers a range of cores in the areas of security, networking, audio/voice compression and telecom DSP. Our solutions have been integrated in our customers’ end-products in telecom, aerospace and defense systems. Noesis Technologies is headquartered at Patras Science Park, GR 26504 Patras, Greece and has offices at San Jose, CA 95134, USA. For more information please visit www.noesis-tech.com
|
Noesis Technologies Hot IP
Related News
- CEVA Announces Availability of Enhanced Voice Services (EVS) Codec for its Low Power Audio/Voice DSPs
- World's first ITU-T G.729A compliant Voice Codec Hardware Accelerator by Noesis Technologies
- CEM Solutions Pvt Ltd. selects Noesis Technologies L.P. Audio Codec for its new generation VoIP product
- Synopsys Releases Industry's First Bluetooth LE Audio Codec for Power-Sensitive Audio and Voice Applications
- Allegro DVT Announces Availability of Full Compliance Test Suite for Alliance for Open Media's New AV1 Video Codec
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |