English
Oasys Announces New Funding Led by Intel Capital, Xilinx and former Cadence CEO Joe Costello
July 25, 1013 - Oasys Design Systems announced they have raised a new round of funding led by Intel Capital, Xilinx and former Cadence CEO, Joe Costello. Funds will be used to expand the company’s sales, marketing and product development activities
|
||||||
Related News
- Oasys Design Systems Closes Series B Funding With Investments From Intel Capital, Xilinx
- Netspeed Raises $10M in Series C Funding Led by Intel Capital to Bring Machine learning to SoC design and architecture
- Movea Secures 6.5 Million Euros in Series C Funding Led by Intel Capital
- Nanochip Secures $10 Million in Series C Funding Led by Intel Capital; Investment Round to Provide for Commercialization of Ultra-High-Capacity Removable Storage Chips
- Cadence Design Systems Names Michael J. Fister, Former Top Intel Executive, as President and CEO
Breaking News
- Founders of DeepMind, OpenAI and Chief Scientist at Uber back Graphcore in new $30m funding round led by Atomico
- Flex Logix's EFLX Embedded FPGA Accelerates Processor Performance By 40-100X
- Neural Accelerator Battle Begins
- Cadence Genus Synthesis Solution Enables Toshiba to Complete a Successful ASIC Tapeout with a 2X Logic Synthesis Runtime Improvement
- Innosilicon introduces next generation X11 miner, 30.2GH at 750W
Most Popular
- Innosilicon introduces next generation X11 miner, 30.2GH at 750W
- Founders of DeepMind, OpenAI and Chief Scientist at Uber back Graphcore in new $30m funding round led by Atomico
- Neural Accelerator Battle Begins
- Microsemi and Tamba Collaborate on New PolarFire Devices to Deliver Industry-Leading Low Power FPGA-Based 10G Ethernet Solution
- Flex Logix's EFLX Embedded FPGA Accelerates Processor Performance By 40-100X
|
E-mail This Article | 
|
|
Printer-Friendly Page |
