Oasys Announces New Funding Led by Intel Capital, Xilinx and former Cadence CEO Joe Costello
July 25, 1013 - Oasys Design Systems announced they have raised a new round of funding led by Intel Capital, Xilinx and former Cadence CEO, Joe Costello. Funds will be used to expand the company’s sales, marketing and product development activities
|
Related News
- Oasys Design Systems Closes Series B Funding With Investments From Intel Capital, Xilinx
- AI Semiconductor Company Syntiant Demonstrates Analog Neural Network for Always-on Battery-powered Devices, Closes A Round Funding Led by Intel Capital
- Netspeed Raises $10M in Series C Funding Led by Intel Capital to Bring Machine learning to SoC design and architecture
- Movea Secures 6.5 Million Euros in Series C Funding Led by Intel Capital
- Nanochip Secures $10 Million in Series C Funding Led by Intel Capital; Investment Round to Provide for Commercialization of Ultra-High-Capacity Removable Storage Chips
Breaking News
- Alphawave IP and Verisilicon Expand Partnership with $54M Multi-Year Exclusive Subscription Reseller Agreement for China Market
- BrainChip Inc. and NaNose Medical Successfully Detect COVID-19 in Exhaled Breath with Fast High-Accuracy Results
- TSMC Ranks in Top-10 For Capacity in Three Wafer Size Categories
- Palma Ceia SemiDesign Announces Nicky Wilkinson as Director IC Engineering
- Rambus and AMD Extend Patent License Agreement
Most Popular
- TSMC Ranks in Top-10 For Capacity in Three Wafer Size Categories
- CEVA's MotionEngine Smart TV Software Comes to More Smart TV brands via LG webOS
- North American Semiconductor Equipment Industry Posts January 2021 Billings, Topping $3 Billion for First Time
- Andes Technology and Rambus Collaborate to offer Secure Solution for MCU and IoT Applications
- SiPearl and Open-Silicon Research Collaborate to Accelerate Custom Silicon for High Performance Computing (HPC) Applications
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |