Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Oasys Announces New Funding Led by Intel Capital, Xilinx and former Cadence CEO Joe Costello

July 25, 1013 - Oasys Design Systems announced they have raised a new round of funding led by Intel Capital, Xilinx and former Cadence CEO, Joe Costello.  Funds will be used to expand the company’s sales, marketing and product development activities