English
Oasys Announces New Funding Led by Intel Capital, Xilinx and former Cadence CEO Joe Costello
July 25, 1013 - Oasys Design Systems announced they have raised a new round of funding led by Intel Capital, Xilinx and former Cadence CEO, Joe Costello. Funds will be used to expand the company’s sales, marketing and product development activities
|
||||||
Related News
- Oasys Design Systems Closes Series B Funding With Investments From Intel Capital, Xilinx
- AI Semiconductor Company Syntiant Demonstrates Analog Neural Network for Always-on Battery-powered Devices, Closes A Round Funding Led by Intel Capital
- Netspeed Raises $10M in Series C Funding Led by Intel Capital to Bring Machine learning to SoC design and architecture
- Movea Secures 6.5 Million Euros in Series C Funding Led by Intel Capital
- Nanochip Secures $10 Million in Series C Funding Led by Intel Capital; Investment Round to Provide for Commercialization of Ultra-High-Capacity Removable Storage Chips
Breaking News
- TSN Switch IP for GbE (10GbE)
- Vervesemi Data converters for 5G applications Now Available on 8nm Process
- 100 IC Wafer Fabs Closed or Repurposed Since 2009
- Vidatronic and Everest Sales and Solutions Join Forces to Expand Sales Coverage Through Mexico and Central America
- Software-Based Encryption at Hardware Level for IoT Security delivered by IKV, based on Intrinsic ID's BroadKey
Most Popular
- Synopsys above ARM in IP licensing revenue in 2019
- Vervesemi Data converters for 5G applications Now Available on 8nm Process
- Stop, Cut or Maintain European Chip Production Amid Covid-19
- SiFive Selects Synopsys Fusion Design Platform and Verification Continuum Platform to Enable Rapid SoC Design
- Achronix Selects Synopsys' Leading DesignWare IP Solutions to Accelerate Development of High-Performance Data Acceleration FPGA
|
E-mail This Article | 
|
|
Printer-Friendly Page |