Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Custom Hardware Design Is Dead
Janine Love
EETimes (8/6/2013 02:10 PM EDT)
AUSTIN, Texas — I have long had a strong interest in test equipment, but it is a rare opportunity to be in a live community of 4,000 people who are jazzed up about instrumentation and the creative opportunities it can enable. I'm on the scene at NI Week in Austin, Texas, and the event kicked off with an energetic and entertaining keynote that showcased some new products and creative applications.
First up was Dr. James Joseph Truchard, who emphasized the move from instrumentation and embedded systems to a combination of the two in "virtual instruments." He reflected on last year's launch of the vector signal transceiver. It is now being used in instrumentation applications in communications and RF (as we all expected), as well as to build software-defined radios. Truchard also reflected on where things are going next, echoing a conversation I was having with our own Larry Desjardin yesterday. Citing a study conducted in Germany, Truchard posited that a key component of the "fourth industrial revolution" will be cyber physical systems (CPS).
E-mail This Article | Printer-Friendly Page |
Related News
- DOLPHIN Integration is completing its offering of Custom Training Products after a market test in Asia
- Consumer Electronics Market Requires IP-Rich Custom SoCs for Hardware Differentiation
- Toshiba Discloses SoCMosaic Custom Chip Hardware/Software Co-Development Strategy And Announces First Two Supported Environments, SwordFish And Seamless
- HCLTech and CAST expand partnership for custom chips
- SoC Secure Boot Hardware Engine IP Core Now Available from CAST
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India