AlpCode Introduces Family of Efficient Cryptographic Hash Cores
August 29, 2013 -- AlpCode™, established provider of industry-leading software implementations of cryptographic algorithms, introduced the AlpCode SHA family, a range of efficient hardware implementations of the Secure Hash Standard (NIST FIPS 180-4) algorithms.
With their innovative architecture, Alpcode SHA Tiny cores provide higher performance using less logic than competitive offerings, allowing customers to reduce power consumption and achieve good performance in a very small footprint.
The Alpcode SHA Tiny cores for SHA-512 (supporting 384, 512 and 512/t variants) are available immediately, while SHA-256 support and AlpCode SHA Fast cores are scheduled for release next month.
About AlpCode
Based in Hørte, Norway, AlpCode (www.alpcode.com) is a division of Custom Solutions Group S.A. and makes innovative and market-leading software and hardware implementations of cryptographic algorithms. Its founder, Dag Arne Osvik, has a PhD in Cryptology and is well known in the cryptographic community for his many record breaking fast software implementations.
|
Related News
- IP Cores, Inc. Announces Shipment of a New Version of its SHA Family of Hash Cores
- Cavium Networks Introduces ECONA Family of Super Energy Efficient ARM-Based System-on-Chip (SoC) Processors for the Digital Home That Break the 1 Watt Barrier
- Infineon Introduces Energy Efficient Single-Chip XWAY WAVE100 Family for Low-Cost 802.11n WLAN Home Gateways
- Ventana Introduces Veyron, World's First Data Center Class RISC-V CPU Product Family
- Xiphera Launches xQlave™ Product Family of Quantum-Secure Cryptographic IP Cores
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |