Live demonstration of Allegro DVT's HEVC/H.265 Main10 video decoder IP at IBC 2013
Grenoble, France -- September 12, 2013 -- At IBC, Allegro DVT will demonstrate the final, fully validated, ready for tape out, version of its HEVC Main10 profile 4K@60fps video decoder IP.
Allegro DVT will show a FPGA demonstration for its AL-HEVC-D decoding IP. Allegro DVT's AL-HEVC-D is a hardware decoder IP core, which supports the next generation HEVC (High Efficiency Video Coding) standards. It is the industry’s first fully compliant HEVC decoding IP that supports both Main and Main10 profiles, capable to process up to 4Kx2K resolution. It will be exposed on our booth 1.A46.
Current expectations are that 4K content will drive the market of television displays and content capture systems. By lowering encoding bandwidth requirements by 50%, HEVC brings generalization of 4K at hand. This explains that our customers have an immediate requirement to support HEVC in System on Chip (SoC), which we are ready to address with our HEVC Decoding IP.
The Main10 profile was specifically designed to improve 4K content video quality and it is currently assumed that the 10 bit color depth support can be accounted for a significant part of the additional immersivity brought by 4K content. As a consequence, we anticipate the whole production industry chain to leverage transition to 4K and adopt 10 bit color depth support, which in turn requires support on playing devices.
At IBC 2013, Allegro DVT will also present on its booth:
H.264 Hardware Encoding & Codec IPs, with best-in-class video quality, minimized silicon area, optimized power consumption and an ultra-low end-to-end latency for wireless display support.
WiGig WDE Codec IP, the most advanced Wireless Display Extension (WDE) codec for next generation wireless technology at 60 GHz: 802.11 ad/WiGig.
HEVC/H.265 Compliance Streams, provide HEVC/H.265 decoder manufacturers with the perfect tool for validating their developments, and ensure compliance with this upcoming video standard.
Come and book a private demonstration at IBC 2013 in Amsterdam, booth 1.A46.
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit Allegro DVT's Website or contact info@allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Allegro DVT showcases its HEVC/H.265 Video Decoder IP at Mobile World Congress 2013
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at IBC 2014.
- HEVC/H.265 4K decoder IP & compliance streams, by Allegro DVT, at ARM TechCon'13
- AMPHION releases 2 extended performance variants of its highly successful HEVC/H.265 'Malone' video decoder IP core
- NGCodec and PathPartner Technology jointly demonstrate H.265/HEVC codecs running on Xilinx FPGA's at the IBC Show
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |