Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
TSMC Shows Path to 16nm, Beyond
Gains Come as Costs, Complexity Rise
Rick Merritt, EETimes
10/2/2013 07:05 AM EDT
SAN JOSE, Calif. -- Taiwan Semiconductor Manufacturing Co. is making steady progress on its next two nodes, bringing advances in performance and low power. The bad news is it's widely expected the latest nodes add less transistor density and more cost than in the past.
TSMC has taped out several 20nm chips and expects to let customers start designing 16nm FinFET chips before the end of the year. By the end of 2014 it expects it will have taped out 25 20nm designs and be far along in work on 30 16nm chips.
Company execs gave a frank and detailed rundown of their progress, especially on the 16nm node at a Silicon Valley event here. TSMC is seen as a bellwether of the chip sector and electronics generally because it is one of the world's largest and most advanced makers of semiconductors. It puts out a whopping 1.3 million eight-inch equivalent wafers each month, some of them now down to 20nm geometries.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Omni Design Announces Silicon Validated Data Converters on TSMC 16nm Process
- NXP Ramps Automotive Processing Innovation with Two Processors on TSMC 16nm FinFET Technology
- SimpleMachines, Inc. Debuts First-of-its-Kind High Performance Chip
- Arasan Announces MIPI D-PHY IP compliant to the latest MIPI D-PHY v2.1 Specifications for TSMC 16nm
- Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India