Accellera Systems Initiative Acquires Open Core Protocol Standard and Infrastructure to Strengthen Interoperability in Electronic Standards Development
Napa, Calif., USA --October , 152013 - Accellera Systems Initiative (Accellera), an independent non-profit organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announces it has acquired assets of the Open Core Protocol International Partnership (OCP-IP). This asset transfer includes the current OCP 3.0 standard and supporting infrastructure, which facilitates reuse of IP blocks used in the design of semiconductor products. The OCP-IP standard complements other IP interoperability standards developed by Accellera. The combination of these standards under one organization will result in more efficient ways to address the need for interoperability of IP design and will improve reuse, ultimately increasing designer productivity and reducing development costs.
Accellera and OCP-IP have a rich history of working closely together on standards such as SystemC for transaction-level modeling and IP-XACT. The primary motivation of the acquisition is to leverage the OCP standard to work in concert with Accellera standards and support common markets. Accellera will continue to deploy the OCP 3.0 standard and other Accellera standards for the benefit of its members and the electronics industry.
"Our acquisition of OCP assets benefits the worldwide electronic design community by leveraging our technical strengths in developing and delivering standards," said Shishpal Rawat, Accellera Chair. "With its broad and diverse member base, OCP-IP will complement Accellera’s current portfolio and uniquely position us to further develop standards for the system-level design needs of the electronics industry."
"The high acceptance by members and the smooth process of technology transfer is a good indication of the positive momentum and future we can expect for OCP. The industry now has a comprehensive forum to define and develop IP standards," said Ian Mackintosh, Chair of OCP-IP. "I am confident we will continue to benefit from this acquisition for years to come.”
The convergence of system, software and semiconductor design activities to meet the increasing challenges of creating complex system-on-chips (SoCs) has brought to the forefront the need for a single organization to create new EDA and IP standards. Through the mergers and acquisitions of the Open SystemC Initiative (OSCI), Virtual Sockets Interface Alliance (VSIA), The SPIRIT Consortium, and now assets of OCP-IP, Accellera is the leading standards organization that develops language-based standards used by system, semiconductor, IP and EDA companies.
A comprehensive list of FAQs about the asset acquisition is available. Please also visit the new OCP community for further information.
About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org.
|
Related News
- Accellera Systems Initiative completes SystemC AMS 2.0 standard for mixed-signal design of electronic systems
- Accellera Systems Initiative Rolls Out the Unified Coverage Interoperability Standard (UCIS)
- OCP-IP Announces Newly Enhanced Advanced Accellera Systems Initiative SystemC TLM Kit
- Accellera Systems Initiative Announces IEEE 1666 SystemC Language Standard for Electronic System-Level Design Is Available for Download at No Charge
- Renesas Mobile Corporation Enters Into Open Core Protocol International Partnership
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |