Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Accellera Systems Initiative Acquires Open Core Protocol Standard and Infrastructure to Strengthen Interoperability in Electronic Standards Development
Napa, Calif., USA --October , 152013 - Accellera Systems Initiative (Accellera), an independent non-profit organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announces it has acquired assets of the Open Core Protocol International Partnership (OCP-IP). This asset transfer includes the current OCP 3.0 standard and supporting infrastructure, which facilitates reuse of IP blocks used in the design of semiconductor products. The OCP-IP standard complements other IP interoperability standards developed by Accellera. The combination of these standards under one organization will result in more efficient ways to address the need for interoperability of IP design and will improve reuse, ultimately increasing designer productivity and reducing development costs.
Accellera and OCP-IP have a rich history of working closely together on standards such as SystemC for transaction-level modeling and IP-XACT. The primary motivation of the acquisition is to leverage the OCP standard to work in concert with Accellera standards and support common markets. Accellera will continue to deploy the OCP 3.0 standard and other Accellera standards for the benefit of its members and the electronics industry.
"Our acquisition of OCP assets benefits the worldwide electronic design community by leveraging our technical strengths in developing and delivering standards," said Shishpal Rawat, Accellera Chair. "With its broad and diverse member base, OCP-IP will complement Accellera’s current portfolio and uniquely position us to further develop standards for the system-level design needs of the electronics industry."
"The high acceptance by members and the smooth process of technology transfer is a good indication of the positive momentum and future we can expect for OCP. The industry now has a comprehensive forum to define and develop IP standards," said Ian Mackintosh, Chair of OCP-IP. "I am confident we will continue to benefit from this acquisition for years to come.”
The convergence of system, software and semiconductor design activities to meet the increasing challenges of creating complex system-on-chips (SoCs) has brought to the forefront the need for a single organization to create new EDA and IP standards. Through the mergers and acquisitions of the Open SystemC Initiative (OSCI), Virtual Sockets Interface Alliance (VSIA), The SPIRIT Consortium, and now assets of OCP-IP, Accellera is the leading standards organization that develops language-based standards used by system, semiconductor, IP and EDA companies.
A comprehensive list of FAQs about the asset acquisition is available. Please also visit the new OCP community for further information.
About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org.
|
Related News
- Accellera Systems Initiative completes SystemC AMS 2.0 standard for mixed-signal design of electronic systems
- Accellera Systems Initiative Rolls Out the Unified Coverage Interoperability Standard (UCIS)
- OCP-IP Announces Newly Enhanced Advanced Accellera Systems Initiative SystemC TLM Kit
- Accellera Systems Initiative Announces IEEE 1666 SystemC Language Standard for Electronic System-Level Design Is Available for Download at No Charge
- Renesas Mobile Corporation Enters Into Open Core Protocol International Partnership
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |