Imagination Takes On ARM's big.LITTLE With Its Warrior Core
Nick Flaherty, Embedded Editor, EE Times Europe
10/15/2013 12:15 PM EDT
One of the fascinating things about yesterday's launch of the newest MIPS core is not the core itself. We've argued about the details of Release 5 of the MIP instruction set architecture for nearly a year now, so the microarchitecture of the first Warrior device is no real surprise.
What is very interesting is the support block that actually makes it usable in an SoC device, and this has obviously had a lot of attention paid to it.
The coherence manager combines six CPU cores with the L2 cache and I/O managers. These maintain the coherency and are a key support for the hardware virtualization. But 6 is a strange number in this binary world.
E-mail This Article | Printer-Friendly Page |
|
Imagination Technologies Group plc Hot IP
Related News
- TSMC and ARM set new benchmarks for performance and power efficiency with first announced FinFET silicon with 64-bit ARM big.LITTLE technology
- Imagination makes ARM's high end CPU goals less of a sure thing
- Samsung Primes Exynos 5 Octa for ARM big.LITTLE Technology with Heterogeneous Multi-Processing Capability
- Qualcomm Not Big on Big.little
- Fujitsu Semiconductor Licenses ARM big.LITTLE and Mali-T624 Technologies to Support a Wide Range of Consumer and Industrial Devices
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results