Programmable Interrupt Controller D8259 from Digital Core Design
October 31, 2013 -- Digital Core Design, IP Core provider and the System on Chip design house from Poland introduced in its offer the D8259. DCD’s Programmable Interrupt Controller is fully compatible with the 82C59A device. As all other cores design by Polish company, the D8259 is tech-nology independent, so it can be implemented both in ASIC and FPGA.
The D8259 is a soft Core of Programmable Interrupt Controller, which is fully compatible with the 82C59A device. DCD’s IP core can manage up to 8-vectored priority interrupts for the processor. – But that’s not all, cause you can also program it to cascade and gain up to 64 vectored interrupts - adds Jacek Hanke, DCD’s CEO. And if it still seems to be not enough, one can always get more than 64 vectored interrupts, by programming the D8259 to the Poll Command Mode.
The D8259 Package includes fully automated testbench. Thanks to complete set of tests, one can easily validate the whole package at each stage of SoC design flow. Same as all other DCD's IP Cores, this one's got also a technology independent design, that can be implemented in a variety of process technologies.
The D8259 can operate in all 82C59A modes and it supports all 82C59A features:
- MCS80/85 and 8088/8086 processor modes
- Fully nested mode and special fully nested mode
- Special mask mode
- Buffered mode
- Pool command mode
- Cascade mode with master or slave selection
- Automatic end of interrupt mode
- Specific and non specific end of interrupt commands
- Automatic and Specific Rotation
- Edge and level triggered interrupt input modes
- Reading of interrupt request register (IIR) and in service register (ISR) through data bus.
- Writing and reading of interrupt mask register (IMR) through data bus
More information about D8259 IP Core: http://dcd.pl/ipcore/134/d8259/
|
Digital Core Design Hot IP
Related News
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with targeted applications in DMA Streaming of Video and Data over PCIe or UDP/IP Network Interface.
- Digital Blocks DB9000 TFT LCD and OLED Display Controller & Processor IP Application Leadership Advancements
- CEVA Announces CEVA-BX, a New All-Purpose Hybrid DSP / Controller Architecture for Digital Signal Processing and Digital Signal Control in IoT devices
- Digital Blocks Extends its MIPI I3C Controller IP Core Family with I3C Master/Slave, I3C Master, and I3C Slave Releases.
- Digital Blocks DB9000 Display Controller & Processor IP Core Family Extends Leadership Across Medical, Industrial, Aerospace, Automotive, Communications, Computer, Monitor, Consumer, IoT, AR/VR Headsets, Wearables, Signage, and Cinema Applications
Breaking News
- Arteris IP Welcomes Back Veteran Laurent Moll as Chief Operating Officer
- Synopsys Extends DesignWare Security, Processor IP Solutions to Address Safety and Security Requirements of Automotive Designs
- AnalogX Announces 40G Sub 2pJ/bit Ultra Low Power SerDes in 22nm Platform
- Imagination appoints Didier Lamouche to board as non-executive director
- Xylon logiRECORDER Automotive HIL Video Logger Now Compatible with NVIDIA DRIVE AGX Scalable AI Platform for Autonomous Driving
Most Popular
- China lawsuits threaten Nvidia-Arm deal
- Synopsys To Expand DesignWare Ethernet IP Portfolio with Acquisition of MorethanIP
- Globalfoundries to IPO at a $20bn valuation
- Dialog Shareholders Approve Resolutions related to the Acquisition by Renesas Electronics Corporation of Dialog Semiconductor Plc
- Globalfoundries CEO Caulfield Stands Up for the 70%
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |