Paxonet Introduces Industry’s Most Complete 10 Gigabit Transport IP Core Kit
Advances Ease of Design and Flexible Solutions with Proven Core El™ Technology
SUPERCOMM, ATLANTA, GA -- June 4, 2002 -- Targeting SONET, SDH, OTN, ATM, and Ethernet applications, Paxonet Communications announces the industry's most comprehensive set of 10G Intellectual Property (IP) cores. With the addition of the 10 Gigabit Transport IP Kit, Paxonet's CoreEl™ IP Core line takes the lead by completely encompassing the 10 Gigabit space. Designers can now use proven CoreEl™ technology to design flexible 10G solutions based on both FPGA and ASIC technology, speeding their products to production.
Paxonet's CoreEl IP core line covers a full range of protocols and line rates, providing the industry's most complete set of IP Cores available today. CoreEl IP cores, including those in the 10G Transport Kit, can interconnect without effort, composing a full set of interoperable building blocks. This enables the construction of tailored solutions allowing customers to focus on what makes their design unique.
Paxonet, combines its expertise from its interoperable CoreEl™ IP Cores and MetroConnect™ IC solutions, to enable Ethernet, SONET, SDH, ATM and OTN equipment designers to offer highly differentiated, low cost-based solutions, accelerating the development of their product lines.
The 10 Gigabit Transport Kit additionally interoperates with Paxonet's MetroConnect Decathlon, a 10G UNI-PHY, announced last month at the OFC conference. The Kit's ease of implementation is a result of design methodology that allows effortless implementation on the industry's most popular FPGAs, foundries and processes.
"Paxonet's 10G Transport Kit allows equipment designers to release OC-192, STM-64, and 10-Gigabit Ethernet products to the market more rapidly and at a lower cost," said Alan Armstrong, Program Director, Optical Transport Semiconductors Global, RHK.
The complete set of building blocks for 10G transport includes applications in routers, aggregators, multiservice platforms, repeater/regenerators, optical modules, and test solutions. The Kit enables system vendors to integrate CoreEl's standardized blocks into ASICs, allowing equipment designers to focus on their unique portion of the ASIC. In addition, the Kit facilitates test equipment vendors in building the extremely flexible test solutions required for their equipment; solutions not available among standardized ICs.
|
Related News
- Xilinx and Paxonet Communications Announce Industry's Most Complete Platform FPGA-Based LAN/WAN 10 Gigabit Ethernet Solution
- CEVA Introduces the World's Most Advanced Communication DSP, Providing Cutting-Edge Performance for Multi-Gigabit Class Connectivity
- ReFLEX CES Introduces Alaric Instant-DevKit Based on Altera’s Arria 10 SoC
- Lattice Semiconductor Announces the Industry’s Most Affordable I/O Expansion and Bridging Starter Kit
- Realtek Introduces a Quad GbE PHY for Customers Designing with BroadLight’s Third Generation Processors
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |