Sidense Enjoys Record Fiscal Year 2013
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Revenues doubled over Fiscal Year 2012
Ottawa, Canada – November 26, 2013 – Sidense Corp., a leading developer of non-volatile memory OTP IP cores, today announced that its fiscal year 2013, which ended September 30, 2013 (FY2013), was its best year yet for revenue. In addition, the fourth quarter of FY2013 established a new quarterly revenue record for Sidense.
FY2013 saw an increase in the number of customers licensing Sidense 1T-OTP non-volatile memory cores for use in several strong market segments, including set-top boxes and mobile communication devices. The development of the Internet of Things (IoT) ecosystem is accelerating and presents a vast opportunity for low-cost, secure and reliable Sidense 1T-OTP for code storage, sensor trimming, device configuration, security keys and other storage functions. Virtually every one of the projected billions of IoT devices can use some amount of OTP memory.
During FY2013, Sidense announced its SHF OTP memory subsystem, targeted for advanced process nodes at 40nm and below. Customer interest in and acceptance of SHF for use from 40nm to 20nm has been very good, and Sidense is already developing a FinFET SHF test chip for the 16nm process node.
“With the doubling of year–to-year revenues and a huge litigation win when the United States Court of Appeals for the Federal Circuit affirmed Sidense’s summary judgment of non-infringement on the patent claims of Kilopass Technology Inc., this past year has been a very good one for Sidense,” said Xerxes Wania, Sidense CEO and President. “During this period, many key customers who are designing silicon chips for use in Smartphone, IoT and automotive electronics markets licensed our 1T-OTP macros and also publicly endorsed our products.”
About Sidense Corp.
Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 115 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.
Over 110 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution for more than 350 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
|
Related News
- Xilinx Reports Record Quarterly Revenues And EPS; Raises Fiscal Year 2019 Guidance
- Xilinx Reports Record Annual And Quarterly Revenues
- Xilinx Announces Fourth Quarter & Fiscal 2016 Results; Record 28nm & 20nm Sales, Dividend Raised For 11th Consecutive Year
- Cadence Reports Fourth Quarter and Fiscal Year 2013 Financial Results
- Rambus Reports Fourth Quarter and Fiscal Year 2013 Financial Results
Breaking News
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- NVMe Updates Expand Discoverability, Security
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
- Alphacore teams with Southwest Advanced Prototyping HUB at ASU to advance national security with nearly $30 million in federal funding award
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- Xiphera Partners with IPro for the Israeli Chip Design Market
E-mail This Article | Printer-Friendly Page |