Olympus adopts DMP's Hybrid Graphics IP core for OLYMPUS OM-D E-M1
Tokyo, Japan, January 30, 2014 -- Digital Media Professionals Inc. (DMP), a leading provider of 2D/3D graphics IP (Intellectual Property) cores, announced today that Olympus, a Japan based manufacturer of optics and reprography products , has selected DMP 2D/3D hybrid graphics IP core “SMAPH-H” for their OLYMPUS OM-D E-M1, the flagship model of a mirrorless system, integrating DSLR.
SMAPH-H is a hybrid graphics IP core optimized for high-performance, high-quality user interfaces and mobile applications, supporting OpenVG 1.1 and OpenGL ES 1.1/2.0 APIs. Vector and 3D graphics can share hardware components without any loss of graphics rendering performance. This IP core successfully reduces both die size and power consumption.
“We are really honored to be building on our close relationship with Olympus and we are excited that Olympus has selected SMAPH-H for its new flagship model of mirrorless interchangeable-lens cameras. The flexibility of the DMP graphics solution is well suited to support Olympus’s evolving needs as it continues to enhance its product lines with graphics functionality.” – Tatsuo Yamamoto, CEO, DMP.
About DMP
Digital Media Professionals Inc. (TOKYO: 3652) develops industry leading 2D and 3D graphics solutions for global consumer electronics, mobile, embedded and automotive markets. The company was founded in Tokyo, Japan in 2002 and is currently developing several graphics IP cores based on the Khronos™ Group open standards and DMP’s cutting edge 3D graphics IP “Maestro Technology”.
|
DMP Inc. Hot IP
Related News
- Nintendo 2DS Adopts DMP's graphics IP core
- FujiFilm Adopts DMP's Graphics IP Core "SMAPH-H"
- Faraday Adopts Synopsys' Platform Architect and Hybrid Prototyping Solutions to Expand Design Services
- DMP 3D Graphics IP Core "PICA200 Lite" is adopted for OLYMPUS PEN Lite E-PL5.OLYMPUS PEN mini E-PM2
- DMP 3D Graphics IP Core "PICA200 Lite" is adopted for OLYMPUS Tough TG-1
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |