Truechip announces first customer shipment of USB 3.1 and UFS 2.0 VIP to early adoption partners
February 21, 2014 - Truechip Solutions, the verification IP specialist, announced that it has released early adopter versions of its USB 3.1 and UFS 2.0 VIPs to its partners in the early adoption program.
These VIPs are natively developed in SystemVerilog (UVM) and come with assertions that support dynamic simulation as well as formal verification.
Nitin Kishore, CEO of Truechip, said in a statement, "We take great pride in our customer driven engineering team. We have been working with our early adoption partners to develop these Verification IPs. These IPs support the latest USB and UFS standards, and meet the highest levels of quality. These products are a natural progression of our product portfolio and another step forward in establishing Truechip as the leading, independent provider of verification IPs."
To know more about these VIPs and other products from Truechip, please visit www.truechip.net
|
Truechip Solutions Hot Verification IP
Related News
- Truechip Announces First Customer Shipment of USB 3.1 Verification IP Supporting Hardware Emulation Platforms
- Truechip adds another new customer for USB 3.1 Verification Solution
- Truechip announces first customer shipment of HDMI 2.0 Comprehensive Verification IP (CVIP)
- Sibridge Technologies announces customer adoption of USB 3.1 Verification IP
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |