SMIC Offers a Full Set of ESD Protection Service to Enhance the Whole Chip ESD Design for Customers
SHANGHAI -- March 25, 2014 -- Semiconductor Manufacturing International Corporation ("SMIC",NYSE: SMI; SEHK: 981), China's largest and most advanced semiconductor foundry, announced today that a full set of Electrostatic Discharge (ESD) protection service, including documents, checklists, PERC Suite, floor plan review, and risk management services, has been offered to IC design customers to enhance the whole chip ESD design and ensure their first silicon success.
Along with the rapid progress of semiconductor manufacturing process technologies, ESD has become a more serious and challenging problem when the dimension of device shrinks to sub-65nm. Just depending on I/O design is not sufficient for ESD protection design, especially in the interface of different power domain circuits. The designers become more concerned about the ESD problem since the gate oxide becomes more easily damaged as the dimension are reduced. Therefore, the conception of whole chip ESD design should be recognized.
In order to help customers to manage ESD risk and implement the whole chip ESD design, SMIC provides 3 lines of defense designated on ESD protection: first, SMIC offers a whole set of documents and checklists which customers must follow during design stage to plan their chip level ESD protection in different process technologies at SMIC. Second, a newly developed Mentor PERC Suite is provided for ESD protection automatic check at chip level when taped out. Last but not least, SMIC provides ESD floor plan review and risk management services upon customers' requests. The floor plan review covers the IO application, placement/route and final GDS review for the customer who uses SMIC's IO library. All the solutions are aimed to improve chip's ESD protection performance.
"Nowadays, good ESD protection is the result of collaborative effort from robust I/O design service by the foundry, full chip level ESD protection scheme by customers and conscientious IP level ESD protection by third party providers," said Dr. Tianshen Tang, senior vice president of SMIC's Design Service Center. "At SMIC, we thoroughly investigate to ensure customers' ease of access to all SMIC ESD protection solutions. Several years ago, SMIC had taken the lead in carrying out the comprehensive ESD research in the industry, and not only solved the technical problems with experts and suppliers, but also explored and practiced the ESD protection design and test processes as well as business model with important clients. We accumulated a lot of successful experiences. In 2013, the pass rate of ESD floor plan review cases by SMIC exceeded 95%. Based on the successful trial operation, SMIC officially announces the launch of overall ESD protection design services. It symbolizes our service abilities for IC design customers have become more professional, standardized, advanced and comprehensive."
About SMIC
Semiconductor Manufacturing International Corporation ("SMIC"; NYSE: SMI; SEHK: 981) is one of the leading semiconductor foundries in the world and the largest and most advanced foundry in mainland China. SMIC provides integrated circuit (IC) foundry and technology services at 0.35-micron to 40-nanometer and has begun offering advanced 28nm process technology. Headquartered in Shanghai, China, SMIC has a 300mm wafer fabrication facility (fab) and a 200mm mega-fab in Shanghai, a 300mm mega-fab in Beijing, a 200mm fab in Tianjin, and a 200mm fab project under development in Shenzhen. SMIC also has customer service and marketing offices in the U.S., Europe, Japan, and Taiwan, and a representative office in Hong Kong. For more information, please visit www.smics.com.
|
SMIC Hot IP
Related News
- Faraday Delivers System-Level ESD Protection Service to Reduce ASIC Time-to-Market
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Semidynamics puts the power of full core customisation into hands of customers
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |