Multi-Video-Source Multiplexing Serial Video Transmitter for MIPI CSI2
Mobile Building Blocks 2014: Mobile Cores
Michael J. Miller, ForwardThinking
Mar 24, 2014
Each year after CES and Mobile World Congress, I ponder the shows' announcements and what they mean for the future of mobile application processors. We've certainly seen some interesting developments, including a set of 64-bit chip announcements, some of which are aimed more at mid-range phones, but new 32-bit chips seemed to be the most popular topic of conversation at the high end.
Almost every company that makes chips is talking about better graphics – with huge gains in performance – and all are talking about multiple cores, with 4- and even 8-core chips now becoming routine. What we haven't seen yet are any major applications processors built using 20nm technology (except those from Intel, which controls design and manufacturing for its chips), nor really new high-end 64-bit chips from most of the players. As a result, the changes we're likely to see in the chips for the highest-end phones over the next few months may not be huge, even as the mid-range and low-end phones catch up.
I'll discuss the details of the major chips later this week, but I'd like to start by talking about the basic building blocks that go into the creation of application processors. Unlike in the PC world, in general, makers of such processors tend to use at least some intellectual property (IP), either architectural licenses or full cores, in creating their products. Recall that a typical applications processor today includes a CPU, graphics core, often a baseband modem, and a raft of other features; and many makers license the CPU architecture, graphics, or potentially both. A typical processor maker will combine these features, both those they create themselves and those they license, to design a specific chip for a target market. In this post, I'll talk about CPU architecture, then follow tomorrow with one on graphics design.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- How Arm Total Design is built around 5 key building blocks
- Intel Reveals Details for Future High-Performance Computing System Building Blocks as Momentum Builds for Intel Xeon Phi Product
- Gartner Says Worldwide Traditional PC, Tablet, Ultramobile and Mobile Phone Shipments to Grow 4.2 Percent in 2014
- Imagination and partners deliver products to drive the next generation of mobile lifestyles at MWC 2014
- CEVA to Showcase a Range of Solutions for the Future of Mobile Computing at Mobile World Congress 2014
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X