Averant ups static functional verification
![]() |
Averant ups static functional verification
By Richard Goering, EE Times
October 16, 2001 (2:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011016S0082
SUNNYVALE, Calif. Averant Inc. has released Solidify version 2.5, which the company says expands its static functional verification tool. It adds a library of customizable automatic checks, advanced source-code debugging and hierarchical functional verification. A library of standard design checks generates thousands of Solidify properties to find the most common static errors. Checks look for stuck-at faults, deadlocked states and values, floating bus and bus contention, set-reset problems, dead code and other unwanted conditions. Interactive source-code debugging links specific HDL statements to the conditions that cause a property to fail. Averant's Solidify produces values for the significant variables and clock cycles spanned by the failing property. The new version is available now on Windows, Linux and Solaris platforms with a list price of $40,000.
Related News
- Averant ups static functional verification
- IAR unveils Functional Safety version of IAR Embedded Workbench for Arm equipped with certified static analysis capabilities
- Dolphin Design Selects Imperas for Processor Functional Design Verification
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |