First VESA Display Stream Compression (DSC) Decoder IP Announced by Hardent
Montreal (QC) -- April 07, 2014 -- Hardent, a leading electronics consulting company specialized in ASIC and FPGA design services, announces the release of a video compression intellectual property (IP) technology to assist consumer electronics and video equipment manufacturers in the development of SoC, ASIC and ASSP display technology compliant with the latest Display Stream Compression (DSC) standard from the Video Electronics Standards Association (VESA®). The DSC decoder IP is the first of its kind on the market, enabling electronics manufacturers to use a ready-made quality solution to accelerate DSC adoption.
Real-time video compression has become ubiquitous for mobiles, tablets and ultra high- definition television (UHDTV) applications. By applying visually lossless video compression between the application processor and the display sub-system inside devices, VESA DSC allows manufacturers to leverage current industry transport mechanisms (MIPI® DSI, VESA DisplayPort™) in the ever-increasing display resolution product trend. “The processing and transport bandwidth requirements of 4K, UHD and emerging 8K resolutions applications impose new design challenges.” says Simon Robin, president of Hardent Inc. “We anticipate that companies will adopt the Display Stream Compression (DSC) standard in their products to help lower costs, save power and reduce electromagnetic interferences (EMI).”
Hardent has been an active member of VESA’s DSC Task Group and contributed to the development of the latest standards in real-time video compression and display technology. “Our unique position, as part of the VESA DSC Task Group, has allowed Hardent to design a top-quality IP with a true understanding of the interoperability and standard compliance design considerations,” explains Alain Legault, principal at Hardent. “By using Hardent’s DSC decoder IP, electronics manufacturers will be able to take full advantage of an existing IP core with a verification environment supported by high-quality professional services, saving the time and trouble associated with redesigning an industry standard decoder.”
Hardent’s team of engineers and consultants has extensive experience in video-related projects, focusing on different aspects of the industry including video connectivity, transport, codecs and processing. Learn more about Hardent’s design work for the video industry. If you would like to receive more information regarding the VESA-compliant Display Stream Compression (DSC) Decoder IP, please contact Hardent.
About Hardent
Hardent is a professional services firm providing training, engineering and management consulting to leading worldwide electronics equipment and component manufacturers. Hardent’s experts cultivate innovation in electronics and are specialized in ASICs, FPGAs, DSPs, embedded software, FPGA video processing and system on chip (SoC) design. Hardent consultants are trusted advisers in developing high-complexity products, improving engineering processes, providing expert training solutions and accelerating products' time-to-market.
|
Related News
- Frame Buffer Compression IP Subsystem for TCON IC Manufacturers Launched by Hardent
- Trilinear Technologies Adds Display Stream Compression (DSC) Encode and Decode Solutions to IP Portfolio
- Synopsys and Hardent Provide Interoperable Display IP Solutions to Reduce Data Transmission Bandwidth for Ultra High-Definition Mobile Devices
- Alma Technologies Launches Scalable Encoder and Decoder Semiconductor IP for VESA DSC 1.2b Visually Lossless Compression
- Synopsys Integrates VESA Display Stream Compression into DesignWare MIPI DSI IP to Enable 4K Ultra HD and Higher Resolution Displays
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |