PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
VeriSilicon Expands Its Hantro Video IP Portfolio With HEVC Main 10 Profile and AVS+ Decoder Capabilities
Enables Digital TV, Set-Top Box and Home Gateway Chipsets for Ultra HD/4K
LAS VEGAS-- April 8, 2014 --VeriSilicon Holdings Co., Ltd. (VeriSilicon), a leading custom silicon solution and semiconductor IP provider, today announced the availability of High Efficiency Video Coding (HEVC) Main 10 Profile decoder in Hantro Video IP as well as the availability of AVS+ decoder IP to support HDTV and 3D TV services in China.
HEVC Main 10 Profile is supported in Hantro G2 Multi-format Decoder IP. Hantro G2, which is the industry’s first IP to achieve 4K@60 fps with a single-core architecture, supporting both HEVC and VP9 video formats. Hantro G2 represents the 13th generation of Hantro Video IP, the market leading video semiconductor IP deployed in billions of chips and used by more than 90 semiconductor companies worldwide.
“Consumer trends are transitioning rapidly toward ultra high definition capabilities on both large screens such as TVs and smaller screens such as media tablets and smartphones. Broadcasters worldwide have announced plans for 4K roll-out based on the HEVC Main 10 Profile, and Internet video services such as YouTube and Netflix are also rapidly migrating to 4K,“ said Dr. Wayne Dai, Founder, President and CEO of VeriSilicon. “ Hantro G2 Multi-format Decoder IP provides a unique universal solution that can support diverse needs such as HEVC Main 10 for broadcasting, HEVC Main for Netflix and VP9 for YouTube for our application processor and DTV/STV SoC customers.“
VeriSilicon also announced integrated support for AVS+, a second-generation video standard for HDTV and 3DTV broadcasting services approved as a Chinese national standard in July 2012. AVS+ has been added to the Hantro G1 Multi-format decoder, providing support for all legacy video formats.
About VeriSilicon
VeriSilicon Holdings Co., Ltd. is an integrated circuit (IC) design foundry that provides custom silicon solutions and system-on-chip (SoC) turnkey services for a wide range of electronics devices and systems, including smart phones, media tablets, HDTVs, set-top boxes, home gateways, networking, and data centers. VeriSilicon’s technology solutions include licensable ZSP® (digital signal processor) based HD audio, multi-band and multi-mode wireless, and HD voice platforms; Hantro HD video platform; mixed signal NUI (natural user interface) platforms for voice, motion and touch interface; and “internet of everything” platforms for wearables, smart cards and smart energy. VeriSilicon’s custom silicon turnkey service encompasses design service that combines its technology solutions and value-added mixed signal IP portfolio targeted for a wide range of process technology nodes, including advanced nodes such as 28nm and FD-SOI, and provide product engineering service for SoC as well as System in a Package (SiP). VeriSilicon’s platform-based SoC design solutions shorten the design cycle, enhance quality, and reduce risk.
Founded in 2002 and dual head-quartered in Shanghai, China and Santa Clara, California, VeriSilicon has over 450 employees with six R&D centers (China, US and Finland) and nine sales offices worldwide.
For more information, please visit www.verisilicon.com.
For more information on Hantro G2 Multi-format Decoder and Hantro G1 Multi-format Decoder products, please visit http://www.verisilicon.com/IPPortfolio_2_14_1_HantroVideoIP.html.
|
Search Silicon IP
Verisilicon, Inc. Hot IP
Related News
- VeriSilicon Introduces Hantro G2 Video Decoder IP with HEVC and VP9 Support
- VeriSilicon Introduces Hantro G2 Video Decoder IP with HEVC and VP9 Support
- VeriSilicon delivered multi-format hardware video decoder Hantro VC9000D supporting 8K@120FPS VVC/H.266 to customers
- VeriSilicon Introduces Hantro G2v2 Multi-format Decoder IP with VP9 Profile 2 to Support 10-bit Premium Internet Content
- Xilinx Expands into New Applications with Cost-Optimized UltraScale+ Portfolio for Ultra-Compact, High-Performance Edge Compute
Breaking News
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
E-mail This Article | Printer-Friendly Page |