M31 high density and low power IP solutions on TSMC 55nm embedded flash technology
Hsinchu, Taiwan – April 10th, 2014-- The boutique Intellectual Property (IP) provider M31 Technology announced its IP development completion on TSMC 55nm embedded flash technology. These IP address high-speed data processing, graphics computing, power IC management, and portable telecommunication designs. They have passed TSMC9000 physical review and pre-silicon stage, and are ready for design integration.
In a variety of the rapidly growing applications such as “Touch Sensor,” “Micro Controller,” and “Smart Card,” embedded flash is widely used for code storage, reducing design cycles and lowering manufacturing costs.
Today M31 IP products on TSMC 55nm embedded flash technology include “High Density Standard Cell Library,” “One Port Register File SRAM Compiler,” “Single Port SRAM Compiler,” “Dual Port SRAM Compiler,” “Via ROM compiler,” and “USB2.0 OTG.” M31 will continue to develop and introduce more functional IP on this process later. With its reliable quality, these IP will help customers design competitive products with low power-consumption and lower manufacturing cost.
Being optimistic about the growth of global touch panel capacity, the increased shipments of microprocessors, as well as the market potential for 10 billion smart card chips, the IP on 55nm embedded flash process will enhance customer competitiveness and expand their diverse business opportunities.
“Because of its many technical advantages, this series of IP has been applied on a touch controller component by a well-known international IC maker,” said H.P. Lin, Chairman of M31 Technology.
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
- PCIe 4.0 PHY in TSMC(6nm,7nm, 12nm,16nm)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Related News
- M31 Technology Develops SRAM Compiler IP on TSMC's 28nm Embedded Flash Process Technology Providing High Performance and Low Power Solutions
- Brand new 32-bit RISC core: XAP3 ASIC processor liberates embedded systems industry with very high code density, low power and software flexibility
- Lattice FPGAs with High I/O Density Bring Low Power Signal Bridging and Interface Management to Edge Devices
- Dolphin Integration widens their catalog with libraries targeting both Low Power and High Speed
- Cypress Revolutionizes Embedded Design with High Performance, Low Power PSoC® PSoC 5 Programmable System-on-Chip Architectures
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |