Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Global UniChip Corp. Launches USB2.0 Device Controller SIP
June 16 2002 - System-On-Chip (SOC) design service company, Global UniChip Corp. (UniChip), launched Universal Serial Bus 2.0 Silicon Intellectual Property (USB2.0 SIP) today to move toward high-speed multi-media peripheral's market. The code name of the product is "Medusa". It is a USB 2.0 Device Controller (DC) developed solely by UniChip. Not only has "Medusa" passed 0.25 mm process verification, it also cooperates to strategic partners' Physical Layer (PHY) transceivers, resulting the first DC and PHY Co-Verified USB 2.0 total solution in Taiwan.
UniChip points out that Medusa is a highly configurable, easily integrated USB device controller that fully supports USB 1.1/2.0 specification and utilizes UTMI standard interface. The design of Medusa inherits the reusable design concept of UniChip. By register setting, the four layers structure of USB specification - Configuration, Interface, Alternative Setting, and Endpoint, can be set to achieve dynamic changes, allowing customers to develop different kinds of applications for different scenarios, and through the use of compiler to complete hardwired circuit to minimize the size of chip area. Medusa also integrated the synchronization circuit into this SIP to largely reduce customer's development effort. The Buffer Manager is also included in the design of Medusa, thus speeding up the time required for design-in. Finally, its centralized memory management and control can avoid the waste of die size due to traditional circuit design where each Endpoint has a corresponding FIFO.
To ensure the quality of Medusa and to speed up the development time of customers, Medusa follows RMM (Reuse Methodology Manual) specification and passes the functional qualification, making it suitable in all kinds of highly integrated embedded products. Medusa has passed all the testing items in Chapter 9 of USB Compliance Test Suite announced by USB-IF (USB Implementers Forum), further ensuring that customer's product could obtain USB logo easily. Medusa also includes a complete scanning and testing design that has 99% fault coverage rate to ensure customer product's quality. In addition, Medusa's low power consumption further satisfies the need of portable devices.
To help customer in system development, UniChip has built a Bus Functional Model. Apart from a friendly user-interface, it also has self-diagnosis capability so that customer may develop software/firmware and hardware concurrently.
USB2.0 market includes not only PC peripherals but also consumer electronic and IA products, therefore attracting more manufacturers involved. Under the pressure of time-to-market and cost effectiveness, it is foreseeable that more and more system manufacturers and IC design houses will utilize this SIP.
UniChip focuses on providing SOC design and production services, and actively developing numerous SIPs that have been successfully integrated into customer's SOC design. Medusa is also available for IP license. A full set of USB 2.0 development and testing kit is ready for customer's request.
|
Related News
- Global UniChip Corp. Launches USB2.0 Device Controller SIP
- Global UniChip Corp. Furnishes USB2.0 Total Solution
- Global Unichip Presents the Taiwan First Certified High-Speed USB2.0 OTG Solution, UINF-0041
- Global Unichip's USB 3.0 Device Controller IP Passes USB-IF Test Procedure for SuperSpeed Products
- Renesas Technology Releases SH7263 and SH7203 SuperH Microcontrollers with On-Chip USB2.0 Host
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |