Wearable SoC: Let DSP Do 'Always Listening' Chores
Ceva makes the case with multifunction DSP
Junko Yoshida, EETimes
5/7/2014 07:55 PM EDT
MADISON, Wis. — Wearable devices are suffering from a fatal flaw: batteries that die too fast. Developers blame the problem on the dearth of tailor-made wearable SoCs that could meet their requirements.
With that in mind, if they were to develop their own wearable SoCs, what should be their priority?
On a system level, system designers first and foremost need to rethink displays. Will Strauss, president of Forward Concepts, said the biggest power drain in a cellphone is the screen. Switching "to black and white to save power when color is not needed" is one idea. Other power wasters include "keeping WiFi on when you're not near a hotspot."
On a silicon level, Linley Gwennap, principal analyst at Linley Group Inc., calls "higher power in the application processor" the main culprit in power drain. "Processors with four or eight cores, particularly big cores, are much more power hungry than the single- and dual-core processors from a couple of years ago." Choosing a low-power processor (CPU and/or DSP) combined with wireless communications (e.g., Bluetooth, WiFi, cellular) should be a high priority in wearable SoCs, he says.
E-mail This Article | Printer-Friendly Page |
|
Ceva, Inc. Hot IP
Related News
- Novatek Adopts CEVA's Latest Sensor Hub DSP for New Multi-sensor IP Camera SoC
- Quadric's New Chimera GPNPU Processor IP Blends NPU and DSP into New Category of Hybrid SoC Processor
- CEVA's High-Performance DSP Solution to Power Renesas' Next-Generation Automotive SoC
- InPlay Technologies Licenses and Deploys CEVA's Bluetooth 5 Low Energy IP for Breakthrough SoC Targeting Wearable, Healthcare and Wireless IoT Markets
- Recore Systems and CRC partner to port high velocity digital radio L-band listening to Recore's DSP application platform
Breaking News
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing