Xilinx Ships First Virtex UltraScale FPGA and Expands Industry's Only 20nm High-End Family for 500G on a Single Chip
Virtex UltraScale Delivers Quality High-End Devices a Generation Ahead of its Competition
SAN JOSE, Calif., May 13, 2014 -- Xilinx, Inc. (NASDAQ: XLNX) today announced the first customer shipment of the Virtex® UltraScale™ VU095 All Programmable FPGA, and the expansion of the industry's only 20nm high-end family to enable single chip implementation of 400G and 500G applications. The Virtex UltraScale VU095 device provides unprecedented levels of performance, system integration, and bandwidth for a wide range of applications, such as wired communication, test and measurement, aerospace and defense, and data center. Xilinx also added the VU190 FPGA to the Virtex UltraScale family, which combines nearly two million logic cells with over 130 Mb on-chip RAM, over a thousand parallel I/O pins, and up to 120 serial transceivers.
The Virtex UltraScale ASIC-class family provides the industry's only programmable path to
> 2X system level performance and integration with up to 50% power reduction, leveraging a combination of FPGA and production proven 3D IC technologies that provide customers an extra generation of value. The family is co-optimized with the Vivado® Design Suite and UltraFast™ design methodology for productivity, predictability and outstanding device utilization without performance degradation. The family incorporates 32.75 Gb/s transceivers for chip-to-chip, chip-to-optics, and 28G backplanes, and features multiple integrated ASIC-class 100G Ethernet and 150G Interlaken cores. Xilinx® SmartCORE™ and LogiCORE™ solutions provide proven IP cores that address a broad spectrum of functional building blocks for UltraScale designs. UltraScale 20nm devices also offer a seamless footprint migration to future UltraScale 16 nm FinFET based devices.
"With the availability of the VU095 device, customers can start implementing their most demanding designs today," said Dave Myron, senior director of FPGA product management at Xilinx. "The addition of the Virtex UltraScale VU190 FPGA is a disruptive technology milestone that enables our customers to deliver highly integrated, ultra high performance systems a generation ahead of other alternatives."
Availability
Initial Virtex UltraScale device samples are shipping now. Vivado Design Suite supporting UltraScale devices is now available. Visit www.xilinx.com/virtex-ultrascale for more information.
About 20 nm UltraScale Family
Xilinx UltraScale devices deliver an ASIC-class advantage with the industry's only ASIC-class programmable architecture coupled with the ASIC-strength Vivado Design Suite and UltraFast design methodology. Based on TSMC's 20SoC process technology, UltraScale enables >2X realizable system performance and integration, and only consumes up to half the power relative to currently available solutions. These devices include next-generation interconnect, ASIC-like clocking, significant enhancements to the logic fabric, and 2nd generation, production proven 3D IC technology that eliminates system level bottlenecks and enables consistently high device utilization without performance degradation.
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs, and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Tapes-out First Virtex UltraScale All Programmable Device as Part of Industry's Only High-End 20nm Family
- Xilinx Ships 16nm Virtex UltraScale+ Devices; Industry's First High-End FinFET FPGAs
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
- Enyx Premieres 25G TCP and UDP Offload Engines with Xilinx Virtex UltraScale+ 16nm FPGA on BittWare's XUPP3R PCIe Board
- S2C Extends Its Xilinx Virtex UltraScale FPGA Prototyping Board Family with Dual VU440 Prodigy Logic Module
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |