New Business Model: Flexible Silos
While silos continue to be the best way to eke out efficiency, they don’t always work for semiconductor design.
Ed Sperling, Semiconductor Engineering
May 22nd, 2014
Operational silos within organizations have a long history of streamlining processes and maximize efficiency. In fact, that approach has made enterprise resource planning applications a must-have for most companies, and cemented the fortunes of giants such as SAP and Oracle, as well as the giant consulting companies that recommend them.
But those kinds of delineations don’t work so well for chipmakers—or at least not in all departments. The boundaries change too quickly, or in unexpected ways, to be able to establish firm corporate structures. An organization producing an advanced SoC needs a different structure, for example, than one building memory or MEMS chips. And frequently they need different operational structures within the same organization, depending upon how a chip will be used, what markets they are targeting, and how quickly it needs to be delivered and for what price point.
Related News
- Arteris IP Supports Dream Chip Technologies Innovative Business Model for Automotive SoC Development
- SiFive Launches CPU IP Industry into the Cloud with New RISC-V Cores and an Easy Online Business Model
- Tronics Expands its Business Model to Mobile and Wearable Applications with the Licensing of its Combo Sensors Based on Disruptive Magelan and M&NEMS Technologies
- Major IDMs Increasingly Rely on Foundries for Logic Production
- S3 preps DAC product with a twist
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |