Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Allegro DVT showcases its HEVC/H.265 Video Encoder IP at DAC 2014
San Francisco, CA – Grenoble, France – May 28, 2014 . Allegro DVT, the Digital Video Technology (DVT) company will be at the Design Automation Conference (DAC) for the first time and will be performing a live demonstration of its HEVC/H.265 encoder IP core. The demonstration will be conducted on a prototyping platform, demonstrating the features and video quality of our HEVC/H.265 encoder IP.
High Efficiency Video Coding (HEVC), alias H.265, is the next generation video standard, which brings 50% bitrate savings compared to equivalent H.264/AVC encodings. HEVC is expected to be the mainstream video standard for the next decade, as it technically supersedes all other video formats.
Allegro DVT HEVC/H.265 encoder IP core supports Main and Main10 profiles, up to 4K resolutions.
Allegro DVT implementation aims at providing the highest possible video quality, and really leverages the bit-rate saving potential provided by the new HEVC coding tools. With an optimized area and low power consumption, its IP is perfectly suited for high volume consumer applications, such as tablets, smartphones, digital & wearable cameras.
“Thanks to the aggressive time to market of our IP, our customers can quickly tape out SoCs with cost optimized, high quality HEVC Main/Main10 profiles encoder.” stated Pierre Marty, Allegro DVT CEO. “ With the completion of our HEVC encoding IP, Allegro DVT now provides a comprehensive solution for H.264/AVC & H265/HEVC encoder and decoder IPs.”
At DAC 2014, Allegro DVT we will also demonstrate:
- HEVC/H.265 Decoder IP, our fully compliant HEVC Main/Main10 profile decoder, capable to support real-time decoding of 4K x 2K@60fps resolution and beyond.
- H.264 Hardware Encoding & Codec IPs, with best-in-class video quality, minimized silicon area, optimized power consumption and an ultra-low end-to-end latency.
- WiGig WDE Codec IP, our silicon proven Wireless Display Extension (WDE) codec for next generation 60 GHz wireless technology: IEEE 802.11 ad/WiGig.
- HEVC/H.265 Compliance Streams, provide HEVC/H.265 decoder manufacturers with the perfect tool for validating their developments, and ensure compliance with this upcoming video standard.
For more information, come visit us at DAC 2014 - San Francisco, booth #410.
About Allegro DVT
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.
For more information, visit Allegro DVT's website or contact info@allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Allegro DVT showcases its HEVC/H.265 Video Encoder IP at IBC 2014.
- Allegro DVT demonstrates its HEVC/H.265 Video Encoder IP and Compliance Streams at ARM TechCon 2014
- Allegro DVT showcases its HEVC/H.265 Video Decoder IP at Mobile World Congress 2013
- Allegro DVT Releases a New Generation of Encoder IPs
- Allegro DVT unveils its hardware dual-format (HEVC/H.265 and AVC/H.264) encoder IP
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |