Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
D&R Provides Internet Gateway for Mentor Graphics Inventra IP Catalog
July 1, 2002 – Design & Reuse (D&R) today announced the support of confidential XML catalogs from key intellectual property (IP) providers, on a special intranet gateway targeting large companies who require access to IP cores for their next generation designs.
After Sci-worx and Amphion, Mentor Graphics is now joining this initiative.
This program is launched in cooperation with Alcatel and relies on the concept of "mirror" or "buffer" XML catalogs patented by D&R.
For a provider willing to display its IPs in an OEM intranet catalog, an online XML-based "mirror" of the intranet catalog is created by D&R and contains the fields that the OEM company considers as mandatory information. This catalog is accessible to the IP provider for online upload and D&R is committed to update the information in the OEM intranet catalog whenever the IP provider enters or modifies its catalog data. All this is done via a direct mechanism without firewall intrusion.
D&R has recently extended this import gateway. Each IP provider will have its confidential catalog in this gateway supporting several OEMs by whom this provider has been pre-qualified. On the other side, the OEM will see its private catalog fed automatically by all its selected IP providers. D&R then sends and updates the appropriate catalog data to the OEM intranet catalogs automatically.
"This should tremendously help the IP providers put their products onto the market. Publishing in an efficient manner in various catalogs was just not tractable for this emerging business, " commented Gabriele Saucier, Chairman of Board of D&R.
This process has been proven successful with Alcatel and the three major suppliers. Another major European OEM will use this facilities very soon.
"This initiative solves a major issue in early discussions with our global customers. The customer's engineers, wherever they may be, are able to access our Inventra IP catalog in their own format, anytime, anyplace," added Mike Holland, Channel Marketing Manager of Mentor Graphics Inventra Intellectual Property Division.
"We are very satisfied to see that this process is successful and it fully aligns with Alcatel requirements and policy .We prequalify our providers and wish to see the products updated in our intranet catalogs in the way we think it is appropriate and useful for the Alcatel Asic/FPGA Design Community. We are convinced that this will be used by other OEMs in the future and we are glad to see D&R fulfils its mission by handling this service," commented Thierry Pfirsch, Core Competence Manager for IP, Alcatel Hardware Coordination.
About Design And Reuse
Design And Reuse is the leading web portal for IP and SoC exchange, and the first worldwide provider of intranet/internet XML based IP reuse and IP supply chain for SoC design software called IP/SoC Manager Series ™. Founded in September 1997 in Grenoble of France, D&R now has operations extended to Europe, North America and Asia. For more information on Design And Reuse, please visit the website at <www.design-reuse.com> or send an email to <info@design-reuse.com>.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $600 million and employs approximately 3,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com <http://www.mentor.com/> .
|
Related News
- Mentor joins Nano 2022 R&D program to foster innovation in semiconductor design and verification
- Mentor Catapult HLS Enables Stream TV's R&D Group SeeCubic to Develop Glasses-Free 3D Digital Display IP
- Mentor Graphics Announces Customizable, Secure End-to-End IoT Solution with Integrated Gateway, Cloud and Edge Devices
- Mentor Graphics Advances Nucleus RTOS for Internet of Things and Embedded Connected Devices
- Aricent Acquires SmartPlay - Accelerates R&D for Semiconductors, Embedded Systems and Internet of Things
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |