Memoir Systems' Renaissance Memory IP Available on TSMC 16nm FinFET
Six customer design wins for Memoir’s Renaissance IP cores on TSMC 16FF
SANTA CLARA, Calif., June 2, 2014—Memoir Systems Inc., today announced availability of its Renaissance soft memory IP cores for TSMC’s 16nm FinFET (16FF) designs and that it has six customer design wins with a few of them nearing tape out on this leading edge process node. In addition to using Memoir’s 2X, 4X and 10X IP, many of these customers are using Memoir’s Renaissance for Datacom. This product addresses the needs of customers building terabit networking hardware for next generation datacenters, high performance switches and routers, software defined networks (SDN) and cloud infrastructure.
“Memoir’s Renaissance Memory IP cores built on TSMC’s 16FF library provide a unique value proposition for customers targeting next generation high performance applications.” said Sundar Iyer, CEO at Memoir. “These cores are being used in designs that will fuel the next generation’s terabit compute infrastructure with memory subsystem performance requirements of up to 16X more memory operations per second.”
Memoir supports TSMC COT customers directly and through the many TSMC ASIC vendors. It is a proud member of the TSMC IP Alliance Program, which is a key component of TSMC Open Innovation Platform® (OIP), and includes major and leading IP companies. Alliance members are ranked based on their contribution to the TSMC ecosystem in terms of providing the best possible design experience, easiest design reuse and the fastest integration into the overall design system. Memoir was recently elevated to be an IP Alliance Incubator Member.
“Over the last year, we have worked diligently to build a complete 16FF eco-system. We are delighted to be working with Memoir to deliver the full benefits of TSMC's latest and most advanced process," says Suk Lee, Senior Director of Design Infrastructure Marketing Division, TSMC. "We congratulate them on their early design wins on 16FF and regard them as a valued member of our TSMC IP Alliance Program."
About Memoir Systems, Inc.
Memoir Systems, Inc. is a provider of breakthrough memory technology that is delivered as Semiconductor Intellectual Property (SIP). Memoir’s revolutionary approach to memory design shortens the time required to develop new memories, and can increase the performance of existing memory macros by up to 16X more Memory Operations Per Second (MOPS). The company’s Renaissance family of products provides drop-in replacements for existing embedded memories. These new memories offer increased performance or reduced area and power consumption without sacrificing performance. Memoir’s technology is optimized for a particular process, node, and foundry and integrates seamlessly into any existing SoC design flow. Since the introduction of the company in October of 2011, Memoir Systems has received several industry accolades and awards including: winning a DesignVision award at DesignCon in February 2012; named to EE Times “Silicon 60” list of emerging start-ups in April 2012 and named as A Red Herring Top 100 North America Tech Startup in May 2012. Memoir Systems is based in Santa Clara, California and has additional research and development facilities located in Hyderabad, India and Yerevan, Armenia. For more information, visit www.memoir-systems.com.
|
Related News
- Memoir Systems' High Performance Renaissance Memories Available for ARM 16nm FinFET Physical IP
- Advanced DDR Memory Interface PHY's and Controllers IP Cores available in advanced process nodes including TSMC 7FFC
- Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
- Cadence Delivers IP for Automotive Applications with TSMC's Advanced 16nm FinFET C Process
- Credo 16-nm 28G and 56G PAM-4 SerDes Now Available on TSMC FinFET Compact Process
Breaking News
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- NVMe Updates Expand Discoverability, Security
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
E-mail This Article | Printer-Friendly Page |