Intilop releases a Series of 10G bit TCP & UDP Accelerators with 16K Concurrent Sessions and with unlimited rolling Sessions
Milpitas, CA. --June 13, 2014— Intilop, Inc. a pioneer and a recognized leader in providing Ultra-Low latency complex networking Protocol Accelerators, Mega IP cores, systems and solutions, has released their 6th generation 10G TCP & UDP Accelerators (TCP & UDP Full Offload Engines) which offer 16 Thousand Simultaneous TCP & UDP Connections and Bandwidth of more than 1.1 Gigabyte/sec per port regardless of number of simultaneous or active TCP & UDP Sessions. In addition, it delivers this performance with same ultra-low latency (TCP/UDP) and Zero Jitter.
This is a vast difference compared with other leading TCP Accelerators that implement partial TCP Offloads and suffer major performance degradation when handling just 10-20 simultaneous TCP Sessions, not to speak of thousands of simultaneous TCP connections. The unprecedented TCP throughput of more than 95% for large and small size payload data transfers on a 10G network, which is 8 – 20 x higher as compared to TCP /IP software running network traffic which is the de-facto standard.
Their previous 5 generations of Full TCP Accelerators provided up to 256 Simultaneous TCP Connections.
Hyper Performance Servers are able to use Intilop’s TCP technology and NIC solutions to realize the maximum throughput possible that is greater than 95% or at theoretic bandwidth limit. The industry leading system solutions are built around their Ultra-high-performance and ultra-low-latency 10G TCP Offload, UDP Offload technology that has been regarded as ‘game changing’ by industry experts. As a pioneer, Intilop was the first company to deliver a series of Full TCP Offload Engines on FPGAs in 2009. Their sub 100 ns latency TOEs & UOEs are considered a ‘Gold Standard’ by the industry experts.
The latency barrier of sub 100 nanoseconds and throughput of more than 1 G byte/s per port had been set by them since their first 10G Series of TCP engines in 2011. And, now the same performance metrics are provide across all 16 thousand simultaneous TCP and UDP Sessions. A live demo is available upon request.
The highly deterministic performance, reliability and proven ultra-low latency, coupled with customizability offered by the 10G TOE is being effectively applied to gain wire-speed competitive edge by all Networking Equipment makers.
Customers now have a larger variety of cutting edge TCP offload products to choose from, when they want to move up in the nanosecond league from the microsecond league. By utilizing the full benefits of pivotal 10G SX TOE and UOE technologies they can confidently exceed their challenging network system performance objectives.
The TOE’s Patent pending architecture is highly scalable, customizable and adaptable without compromising the low latency and performance. Intilop’s product-line solutions are available in flexible FPGA/ASIC/SoC technologies which can easily accommodate diverse set of appliance maker’s technical design specifications.
About Intilop:
Intilop is a developer, recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.
Website: www.intilop.com
|
Related News
- Intilop releases 16K Concurrent TCP & UDP Session Hardware Accelerator ported to Xilinx VC 707 development board
- Intilop releases Network Security TOE Module for Altera and Xilinx FPGAs for their 10G & 40G Full TCP & UDP Offload Engines
- Intilop's 16K Concurrent TCP & UDP Session Accelerator Core - Xilinx Platform Now Available for Immediate Deployment in Data Center and High Performance Computing
- Intilop's 10G Full TCP Accelerators with Network Security Features IP Core for Altera/Intel FPGAs qualified by major University and Government clients
- Intilop delivers on Altera FPGAs, their 7th Gen. industry first, Full TCP, UDP & IGMP Hardware Accelerator System with Dual 10G ports for all Hyper Performance Networking Systems
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |