PLDA and GUC Announce a tested and reliable PCIe Controller and PHY combination, optimized for storage applications
PLDA XpressRICH3 PCIe controller and GUC PCIe PHY combo delivers a high performance, integrated solution, optimizing time-to-market
SAN JOSE, Calif. -- June 12, 2014-- PLDA, the industry leader in PCI Express® IP solutions and GUC, the Flexible ASIC LeaderTM , today announced a combined PCIe Gen 3 Controller IP and PHY IP solution, optimized for the needs of the storage market. The combined PCIe 3.0 Controller/PHY solution is in initial production and has been incorporated into a demo board.
Within the rapidly growing storage and SSD market, customers are focused on reducing power consumption and maintaining data integrity while increasing performance. The combined PLDA and GUC solution provides a fully integrated and silicon-proven solution for PCIe Gen3 with all the key features required for storage applications including support for features like enhanced end to end data protection (with LCRC, ECRC, ECC, Parity and CRC), SRIS (Separate Reference Independent SSC) and L1 PM Substates.
The PLDA XpressRICH3 IP is a high performance, low latency, highly-configurable PCI Express 3.0 soft IP supporting endpoint, root port, switch and bridge configurations. In addition, The PLDA IP provides advanced features such as SR-IOV, multi-function, multi-VC, ATC, TPH, PASID, ECRC, AER, and more and is compliant to the PCI Express rev.3.0 specification. PLDA’s PCIe 3.0 IP is also available with the industry-standard AMBA AXI4 interface under the version XpressRICH3-AXI .
GUC's PCIe Gen 3 PHY is designed specifically to support the needs of the storage market. Based on GUC’s proven high-speed SERDES technology, the performance of GUCs PCIe Gen 3 PHY exceeds PCI Express Base Specification rev.3.0 while being fully BASE and CEM spec compliant, with support for features like SRIS (Separate Reference Independent SSC) and L1 PM Substates for storage applications.
In order to provide a more complete overview of PCIe and its benefits for storage applications, PLDA has produced a white paper, titled “Conquering the challenges of PCIe and NVMe and launching the most competitive Enterprise PCI SSD”. This paper is available from the PLDA website at www.plda.com and provides an in-depth, technical view of why PCIe is a significant advantage to designers in storage and SSD.
Availability
PLDA XpressRICH3 IP is available now from PLDA. The PHY IP is available now from GUC. Evaluation boards with a single chip with PLDA’s PCIe 3.0 Controller and GUC’s PCIe 3.0 PHY combination are available for review now. Please contact PLDA to request an evaluation.
Demo Available
PLDA and GUC will be demonstrating their combined solution during the upcoming Design Automation Conference, June 2 – 5, 2014 in San Francisco, CA. Visit PLDA in booth 201C to see the demo or contact us at www.plda.com.
About PLDA
PLDA designs and sells intellectual property (IP) cores and prototyping tools for ASIC and FPGA that aim to accelerate time-to-market for embedded electronic designers. PLDA specializes in high-speed interface protocols and technologies such as PCIe, and Ethernet. PLDA provides IP cores with a complete set of tools, including FPGA production-ready and prototyping cards or System-on-Module components, drivers and APIs and testbenches. Their products benefit from a global support and sales organization able to sustain over 5,800 ASIC and FPGA customers worldwide. PLDA is a global company with offices in North America (San Jose, California) and in Europe (France, Italy). For more information visit www.plda.com
About Global Unichip Corp.
GLOBAL UNICHIP CORP. (GUC), is the Flexible ASIC LeaderTM who provides the semiconductor industry with leading IC implementation and SoC manufacturing services. Based in Hsin-chu Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea, and North America. GUC is publicly traded on the Taiwan Stock Exchange under the symbol 3443. For more information, visit www.guc-asic.com.
|
Related News
- PLDA and GUC Announce Industry's First Successful PCIe Gen 3 Controller and PHY Combination on TSMC's 28nm HPM Process Technology
- GUC PCIe 3 PHY IP & PLDA EP Controller Combo Passes Compliance Test
- PLDA and M31 Technology Combine PCIe 3.0 Controller and PHY IP for a Complete, Reliable ASIC Design Solution
- PLDA and OmniPhy Announce PCIe Gen 2 Controller and PHY Combination for the TSMC 28nm Process
- Alphawave and PLDA Announce a Collaboration to Create Tightly-Integrated Controller and PHY IP Solutions for Interconnects Including PCIe 5.0, CXL and PCIe 6.0
Breaking News
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- NVMe Updates Expand Discoverability, Security
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
E-mail This Article | Printer-Friendly Page |