RISC-V-based AI IP development for enhanced training and inference
Elbit Systems deploys Aldec DO-254/CTS and Passes EASA Verification Audit for Level A System
Henderson, NV – June 16, 2014 - Aldec, Inc. announces that Elbit Systems, Ltd. has successfully passed a critical verification audit by the European Aviation Safety Agency (EASA) with Aldec’s DO-254/CTS™ as the primary FPGA physical testing platform.
Elbit’s project consisted of multiple FPGAs from different types in which each FPGA consisted of multiple clock domains and high speed interfaces to PCI, ARINC and LVDS. Elbit verified FPGA pin-level requirements using DO-254/CTS custom boards and verified board level requirements using their target board. By deploying Aldec’s DO-254/CTS in their verification flow, Elbit increased functional verification coverage by test and reduced the overall verification cycle. EASA supported Elbit’s FPGA testing approach facilitated by Aldec’s DO-254/CTS.
“EASA approved our verification process based on Aldec DO-254/CTS, accepted our test results, and the audit passed without any findings,” said Moshe Porian, Logic Design Verification Group Leader at Elbit Systems Aerospace Division. “This is the first time in Elbit’s history that we have been able to bring more than 5 FPGA devices to the audit. Aldec helped us solve several of our verification challenges and delivered quick and professional responses for all our requests.”
“FPGA requirements-based testing is critical to DO-254 compliance, but in most cases not feasible to do in the target board due to the lack of FPGA input control and output access points - this created major challenges for Elbit,” said Louie De Luna, DO-254 Program Manager at Aldec. “DO-254/CTS solved Elbit’s major challenges and they were able to test in hardware 100% of FPGA pin-level requirements. As opposed to developing software test vectors, Elbit used their simulation testbench as test vectors for FPGA at-speed testing which cut their development costs.”
“Elbit needed to implement robustness testing for their design assurance level (DAL) A FPGAs. By executing the simulation environment in hardware using DO-254/CTS boards, Elbit was able to catch bugs which gave them verification credits for robustness,” said Zibi Zalewski, General Manager of Aldec’s Hardware Products Division. “Additionally we also provided testing capabilities for abnormal operating conditions with input voltage and clock frequency variations that are all fully scriptable. This enabled automated testing of all FPGA requirements after each change of code, including advanced results comparison functions.”
About DO-254/CTS™
DO-254/CTS is a fully customized hardware and software platform that augments target board testing to increase verification coverage by test and satisfy the verification objectives of DO-254/ED-80. The target design runs at-speed in the target device mounted on the custom daughter board. The simulation testbench is used as test vectors to enable requirements-based testing with 100% FPGA pin-level controllability and visibility necessary to implement normal range and abnormal range tests. The FPGA testing results are captured at-speed and displayed using a simulator waveform viewer for advanced analysis and documentation. For more information, go to www.aldec.com/do254.
About Aldec
Aldec Inc., headquartered in Henderson, Nevada, is a 30 year industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, Requirements Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com
|
Related News
- Aldec selected by Thales to deploy DO-254/ED-80 CTS for Level B Certification Compliance of Advanced Avionics System
- Airborne System Design Assurance: Aldec Adds 60+ New HDL Rules to ALINT-PRO's DO-254 Plug-In
- Aldec Adds Customizable Tool Qualification Data Package to ALINT-PRO for DO-254 Projects
- Altera's DO-254/ED-80 Certifiable Nios II Processor Leveraged in Thales Safety-Critical Avionics System Certified by EASA
- Imperas Announces Partnership with Breker to Drive Rigorous Processor-to-System Level Verification for RISC-V
Breaking News
- September foundry sales: a tale of differing fortunes
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
Most Popular
- Intel, TSMC to detail 2nm processes at IEDM
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- SensiML Expands Platform Support to Include the RISC-V Architecture
E-mail This Article | Printer-Friendly Page |