Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
MOSCAD Design & Automation Releases Ultra low-power Voltage regulator cell in 55nm
June 25, 2014 -- MOSCAD Design & Automation has released a new version of its ultra-low power voltage regulator cell in UMC 55nm Low Power CMOS process.
Total power consumption, to which leakage is an increasing contributor, is increasing as technology scaling progresses. This poses a challenge in reducing power consumption of cells designed to be used in 65/55 nm and below.
The VR3_12_1 provides a 1.2V output with an input ranging from 1.6 to 3.6 V. It offers ultra-low quiescent current of less than 2µA, including the built-in Bandgap reference circuit. This makes the cell ideally suited for wireless portable devices and any other battery operated devices.
The VR3_12_1 is a member of MOSCAD’s family of High-Performance analog and mixed-signal IP which can be easily integrated into Analog- or Mixed-Signal SoC’s.
Specifications and product brief
|
MOSCAD Design & Automation Hot IP
Related News
- SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
- Aplus to Provide Low-Power, Low Voltage (1.8V) Operation EEPROM Macro Solution at UMC
- Massana, XEMICS Partner To Offer A Combined RISC and DSP Core For Ultra Low-Power, Low-Voltage Applications
- LeapMind's Ultra Low-Power AI accelerator IP "Efficiera" Achieved industry-leading power efficiency of 107.8 TOPS/W
- eMemory and UMC Expand Low-Power Memory Solutions for AIoT and Mobile Markets with 22nm RRAM Qualification
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |