MIPI I3C Controllers - Dual Role Master (70016); APB I3C Slave (70002), Generic I3C Slave
R&D Crisis Ahead?
Ed Sperling, Semiconductor Engineering
June 26th, 2014
Too many choices and uncertainty turn ROI for new chip architectures into riskier gambles—and force a rethinking of what’s next.
Listen to engineering management at chipmakers these days and a consistent theme emerges: They’re all petrified about where to place their next technology bets. Do they move to 14/16nm finFETs with plans to shrink to 10nm, 7nm and maybe even 5nm? Do they invest in 2.5D and 3D stacked die? Or do they eke more from existing process nodes using new process technologies, more compact designs and improved architectures?
Related News
- Synthara targets breakthrough edge-AI chips with support from a global coalition of investors and R&D partners
- Mentor joins Nano 2022 R&D program to foster innovation in semiconductor design and verification
- Innosilicon multiple high-speed interface IPs, based on the SMIC 14nm process, R&D and mass production proven
- Andes Technology Steps Up to Premier Membership in RISC-V International; Greatly Expanding its U.S. R&D and Field Application Engineering Staffing
- Semiconductor R&D To Nudge Higher Through 2024
Breaking News
- PLDA Announces XpressLINK-SOC CXL Controller IP with Support for the AMBA CXS Issue B Protocol
- TSMC Boosts Capital Expenditure Budget on Strong Outlook
- DCD With EBBM in USA & Greece
- Intel Appoints Tech Industry Leader Pat Gelsinger as New CEO
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
Most Popular
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- TSMC to Kick off Mass Production of Intel CPUs in 2H21 as Intel Shifts its CPU Manufacturing Strategies, Says TrendForce
- Value of Semiconductor Industry M&A Agreements Sets Record in 2020
- Qualcomm to Acquire NUVIA
- BeagleBoard.org and Seeed Introduce the First Affordable RISC-V Board Designed to Run Linux
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |