Andes Technology and M31 Technology Cooperate in Building UP Optimized CPU Solution
Hsinchu, Taiwan -- June 30th, 2014 – Andes Technology Corporation (www.andestech.com), the first and leading supplier of licensable processor cores in Asia, and M31 Technology, the boutique Intellectual Property provider, today announced together that AndesCoreTM N1337 has adopted M31’s advanced technology MACHTM to reach 1GHz frequency under 40nm process. N1337 as a high speed CPU solution can be applied to handheld devices, intellignet TV, tele-communication, and consumer entertainment applications.
Embedded with Andes’ 32-bit microprocessor core AndesCoreTM N1337, SoC can obtain innovative advantages of low power, small area, high performance, and be benefited from its easy-to-use flexible development platform. The major target applications are controller SoC for DTV, Digital Home, Setop Box, Switcher, Router, Fiber Network, Surveillance, SSD, ADAS, etc.
Andes’ CTO and R&D VP Dr. Charlie Su stated “AndesCoreTM N1337 implemented by Andes’ newest V3 instruction set and equipped with saturation instructions, is an 8 pipeline stage, 32-bit processor which can reach as high as 1.87DMIPS/MHz. N1337 supports 64-bit AXI in addition to popular AHB bus. Its innovative architecture ensures to meet the most demanding SoC efficiency requirement. In addition, N1337 supports common interface allowing instruction fetch, data access and DMA to simultaneously access Unified Local Memory (ULM), which tremendously increases data transmission speed and is very suitable for large amount of data handling in a RTOS system. For Linux support, N1337 implements Memory Management Unit (MMU) and L2 Cache. With Andes’ L2 Cache controller, N1337 can be applied to high end applications.”
MACHTM family of M31 Technology includes three essential components to speed up CPU frequency. Its ultra-high-speed (UHS) memory complier is designed to meet the critical performance requirement of CPU L1 cache. MACHTM cell library is to boost the performance of CPU logic. And, MACHTM optimization flow with unique numerical algorithms can dynamically adjust the transistor sizes and create new cells to reach optimal performance.
Mr. H.P. Lin, M31 Technology’s Chairman, stated “M31 is very glad to become a partner of Andes Technology. M31’s MACHTM family can analyze customer’s cell library to give dynamic adjustment and create new cells. MACHTM family provides customers various solutions for high speed interface applications including CPU and GPU market.”
Mr. Frankwell Jyh-Ming Lin, Andes Technology’s President, stated “CPU performance is the most challenging goal of portable devices including cell phones and tablets. Adopting M31’s MACHTM family can speed up 10%~15% performance. Andes Technology is very glad to cooperate with M31 and appreciates the co-development opportunity. M31 has become another powerful technology partner for Andes. Andes’ 32-bit processor cores and development tools have been widely adopted in this industry with positive reputation. Andes will continuously develop products in diversified segments for different applications, and hopes to bring Andes’ customers the best technology, service and solutions.”
For more information about Andes technology and its low power, high performance 32-bit CPU IP series, please refer to www.andestech.com or contact sales@andestech.com.
For more about M31 MACH™ series, please visit www.m31tech.com or contact sales@m31tech.com.
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm ...
- PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
- MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and ...
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
Related News
- Andes Technology and M31 Technology Collaborated on Optimal Power Efficiency CPU Implementation for IoT SoC Market
- Samsung Electronics Collaborates With Arm on Optimized Next Gen Cortex-X CPU Using Samsung Foundry's Latest GAA Process Technology
- TASKING, Andes, and MachineWare Team Up to Facilitate Rapid Development of RISC-V ASIL Compliant Automotive Silicon
- GOWIN Semiconductor & Andes Technology Corp. Announce The First Ever RISC-V CPU and Subsystem Embedded 22nm SoC FPGA
- Andes Technology Showcases Pioneering RISC-V CPU IP Solutions at RISC-V Summit Europe
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |