Silicon Highway Narrows, Twists
Rick Merritt, EETimes
6/30/2014 08:00 AM EDT
SAN JOSE, Calif. — The semiconductor road map is becoming as narrow and twisting as a mountain road, according to executives at two capital equipment companies. Chip vendors face higher costs and complexities due to tighter margins, new processes, and materials at 20 nm and beyond, they say.
In logic, foundries and their fabless customers have yet to settle on a new set of design rules. In memory, NAND flash has started a shift to 3D design other chips are likely to follow in some form, and DRAM faces a major materials shift, probably in 2015.
At 20 nanometers, the overlay budget of about 6 nm will shrink to about 4.5 nm while specifications for critical dimensions will narrow from 3 nm to 2 nm, says Brian Trafas, chief marketing officer at KLA-Tencor. He also predicts a 30% increase in process control spending between the 28 nm and 20 nm nodes to handle the requirements for multiple lithographic patterns needed to define some mask layers.
Chipmakers are using multi-patterning in four to ten mask layers starting at 20 nm and the follow-on node. In addition, these nodes are adding on a number of new deposition and etch steps, Trafas tells us.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Accent Launches "Highway to Silicon"
- Silicon Labs selects Imperas RISC-V Reference Model for verification
- Think Silicon Announces a New Scalable Multi-Core GPU Product Suite with Extended Graphics and Video Functionality
- Veriest and Kudelski IoT collaborate to accelerate the integration of highly robust silicon security features in IC designs
- Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMe SSD and PCIe Designs
Breaking News
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
- Attopsemi Released White Paper "I-fuse - Most Reliable and Fully Testable OTP"
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Powerful FPGA Design Creation and Simulation IDE Adds VHDL-2019 Support & OSVVM Enhancements
- Sondrel Selects Synopsys Fusion Design and Verification Platforms to Displace Legacy Design Tools
Most Popular
- TSMC to Kick off Mass Production of Intel CPUs in 2H21 as Intel Shifts its CPU Manufacturing Strategies, Says TrendForce
- TSMC Boosts Capital Expenditure Budget on Strong Outlook
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- Value of Semiconductor Industry M&A Agreements Sets Record in 2020
- Andes Technology and Rafael Microelectronics Announce a Strategic Partnership to Provide High Power Efficiency Wireless IP Solutions for IoT Devices