English
IP And FinFETs At Advanced Nodes
Ed Sperling, Semiconductor Engineering
July 10th, 2014
Semiconductor Engineering sat down to discuss IP and finFETs at advanced nodes with Bernard Murphy, CTO of Atrenta; Warren Savage, president and CEO of IPextreme; Aveek Sarkar, vice president of engineering and product support at Ansys-Apache; Randy Smith, vice president of marketing at Sonics. What follows are excerpts of that conversation.
Related News
- IP And FinFETs At Advanced Nodes - Part 2
- eMemory Won TSMC OIP Partner of the Year Award for the Outstanding Development of its NVM IP on Advanced Nodes
- Faraday Adds Video Interface IP to Support All Advanced Planar Nodes on UMC Platform
- Alphawave Semi Expands Partnership with Samsung Foundry to Further Drive Innovation at Advanced Semiconductor Nodes
- Arm and Synopsys Strengthen Partnership to Accelerate Custom Silicon on Advanced Nodes
Breaking News
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- High-Performance 16-Bit ADC and DAC IP Cores Ready to licence
- Alchip Opens 3DIC ASIC Design Services
Most Popular
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
|
E-mail This Article | 
|
|
Printer-Friendly Page |