Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Synopsys snaps up Mentor IP guru
![]() |
Synopsys snaps up Mentor IP guru
By Peter Clarke, Semiconductor Business News
July 4, 2002 (5:40 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020703S0019
SOPHIA ANTIPOLIS, France - Pierre Bricaud, formerly vice president of SOC strategic relationships for Mentor Graphics and an important part of the Wilsonville, Ore.-based company's circuit intellectual property (IP) strategy, has been recruited by Synopsys Inc., Mentor's main EDA rival. Bricaud has moved to take a European role within the R&D organization of Mountain View, Calif.-based Synopsys, working with system-on-chip and IP design teams within European customers to help them acquire suitable tools and IP blocks. Bricaud reports to Mike Keating with whom he co- authored the Reuse Methodology Manual in 1998. Although Bricaud and Keating are and were engineering managers working in the commercial environment rather than academics this is held to be a useful text book on the design of circuit blocks for re-use -- and a part of attempts by EDA companies to help design engineers to work at higher levels of abstraction.
Related News
- Synopsys and Siemens Team Up to Expand and Extend Electronic Design Automation Collaboration
- Synopsys, Mentor spiff up design-for-test tools
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1.5 Billion
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1 Billion
- Synopsys Replenishes Repurchase Authorization up to $500 Million
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |