Synopsys snaps up Mentor IP guru
Synopsys snaps up Mentor IP guru
By Peter Clarke, Semiconductor Business News
July 4, 2002 (5:40 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020703S0019
SOPHIA ANTIPOLIS, France - Pierre Bricaud, formerly vice president of SOC strategic relationships for Mentor Graphics and an important part of the Wilsonville, Ore.-based company's circuit intellectual property (IP) strategy, has been recruited by Synopsys Inc., Mentor's main EDA rival. Bricaud has moved to take a European role within the R&D organization of Mountain View, Calif.-based Synopsys, working with system-on-chip and IP design teams within European customers to help them acquire suitable tools and IP blocks. Bricaud reports to Mike Keating with whom he co- authored the Reuse Methodology Manual in 1998. Although Bricaud and Keating are and were engineering managers working in the commercial environment rather than academics this is held to be a useful text book on the design of circuit blocks for re-use -- and a part of attempts by EDA companies to help design engineers to work at higher levels of abstraction.
Related News
- Synopsys and Siemens Team Up to Expand and Extend Electronic Design Automation Collaboration
- Synopsys, Mentor spiff up design-for-test tools
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1.5 Billion
- Synopsys Approves Stock Repurchase Program with Authorization Up to $1 Billion
- Synopsys Replenishes Repurchase Authorization up to $500 Million
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |