VSIA will set platform-based design standards
![]() |
VSIA will set platform-based design standards
By Richard Goering, EE Times
July 2, 2002 (11:23 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020702S0055
LOS GATOS, Calif. A study group looking into platform-based design for the Virtual Socket Interface Alliance (VSIA) has become a formal development working group (DWG), EE Times has learned. VSIA is now in position to create standards and specifications for platform-based design, and will start by defining an upcoming "taxonomy" of terms.
"The study group was kind of a preliminary group," said Bob Altizer, president of Basys Consulting and chairman of the new platform-based design DWG. "We try to set directions, identify issues and problems, and blaze a few trails. The DWG carries on in a lot more detail and follows up on those initial directions."
When VSIA announced the formation of the study group earlier this year, it said the group would help define platforms, identify design flows, and identify needed standards that might facilitate the handoff between creators and users of platforms. One task the study group acco mplished was to set definitions of "platforms" and "platform-based design."
Altizer said the DWG is now finalizing its taxonomy of terms related to platform-based design, and is working closely with VSIA's recently-established hardware dependent software DWG. Altizer said his DWG hopes to finish its taxonomy work by the third quarter, then issue a white paper on abstraction and implementation levels in current methodologies.
"We want to establish a road map for the DWG and a list of deliverables by the end of the year, and set forth specifications on platform abstraction levels, and handoff between platform producers and consumers, early next year," Altizer said. That implies a definition of models and architectural views, he noted.
This activity is needed because methodologies and levels of abstractions for platforms are currently not well defined. In fact, the very word "platform" is vaguely defined, and is being used in different ways by different vendors, Altizer said.
Setting definitions
The platform-based design DWG has defined a system-on-chip platform as "a library of virtual components and an architectural framework, consisting of a set of integrated and pre-qualified software and hardware Virtual Components (VCs), models, EDA and software tools, libraries and methodology, to support rapid product development through architectural exploration, integration and verification."
Platform-based design is defined as "an integration-oriented approach emphasizing systematic reuse, for developing complex products based upon platforms and compatible hardware and software VCs, intended to reduce development risks, costs and time-to-market."
Altizer noted that platform-based design, to date, has been pretty much a "bottoms-up" approach where chip makers put together designs for specific applications and try to reuse them. "We see a transition going on where there's greater concern with system and software issues, and full system-level support," he said. "We want to add a top-down component so we can understand, from the architecture, how to use the platform, rather than just building it up from available components."
Related News
- CoWare Joins Symbian Platinum Partner Program to Enable Virtual Platform-Based Software Development for Symbian Smartphones
- Mentor Graphics Platform Express is the First Platform-Based Design Solution to Support The SPIRIT Consortium's New Specification
- Atmel and Astek Demonstrate New ASIC Platform-based Partitioning Design Tool At Embedded Systems Show
- Philips Semi see payoff in platform-based design
- Platform-based design still getting the kinks out
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |