NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
TSMC to Fall Behind Rivals in FinFET Market Share
Peter Clarke, Electronics360
July 16, 2014
Morris Chang, chairman of foundry Taiwan Semiconductor Manufacturing Co. Ltd. (Hsinchu, Taiwan), has told analysts that his company would likely fall behind a "major competitor" in foundry market share for 16nm/14nm FinFET node in 2015, but would then go on to be market leader at 16nm/14nm in 2016 and subsequent years.
This is despite the fact that TSMC has reportedly just started shipping application processors for Apple and reported record revenue and profits for the second quarter of 2014.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Global Top Ten IC Foundries Ranked for 1Q19, with TSMC Expected to Reach 48.1% Market Share, Says TrendForce
- TrendForce Reports Top 10 Semiconductor Foundries Worldwide for 1H18, TSMC Ranks First with an Estimated Market Share of 56.1%
- Ceva Expands its Market Share Leadership in Wireless Connectivity IP, Strengthening its Solutions for Smart Edge AI/IoT applications
- Keysight, Synopsys, and Ansys Accelerate RFIC Semiconductor Design with New Reference Flow for TSMC's Advanced 4nm RF FinFET Process
- NXP and TSMC to Deliver Industry's First Automotive 16 nm FinFET Embedded MRAM
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?