IP Integration Challenges Rising
Need for more support from IP providers grows with complexity.
Ann Steffora Mutschler, Semiconductor Engineering
July 24, 2014
It’s not just lithography that is putting a crimp in sub-28nm designs. As more functions, features, transistors and software are added onto chips, the pressure to get chips out the door has forced chipmakers to lean more heavily on third-party IP providers.
Results, as you might expect, have been mixed. The number of blocks has mushroomed, creating its own web of complexity. So while IP can and does speed up the design process, managing the complexity of the IP itself and the interactions between growing numbers of IP blocks is a challenge by itself—something that is complicated further by IP reuse and a mix of externally developed and internally developed IP in an effort to amortize costs and improve ROI.
“Typically there are 200 to 300 IP blocks and a large number of SRAMs,” said Hem Hingarth, vice president of engineering at Synapse Design. “IP has to meet requirements for software drivers, RTL design, verification and physical design views.”
Related News
- Comcores Unveils JESD204 IP Core Integration Guide to Streamline Customer PHY Integration Challenges
- Synopsys Unveils TestMAX Family of Products to Address Critical and Evolving Test Challenges
- Dolphin Integration addresses the real memory challenges of LCD Display Drivers in advanced nodes
- How to meet the challenges of Set-Top-Boxes on Internet? Thanks to Dolphin Integration's Engineering Support team!
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |